

FERROELECTRIC $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ FOR NEXT GENERATION NON-VOLATILE MEMORY
APPLICATIONS AND ITS RELIABILITY

by

Jaidah Mohan

APPROVED BY SUPERVISORY COMMITTEE:

Jiyoung Kim, Chair

Scott R. Summerfelt

Chadwin D. Young

Robert M. Wallace

Bruce Gnade

Copyright 2021

Jaidah Mohan

All Rights Reserved

To my family

FERROELECTRIC $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ FOR NEXT GENERATION NON-VOLATILE MEMORY
APPLICATIONS AND ITS RELIABILITY

by

JAIDAH MOHAN, BS, MS

DISSERTATION

Presented to the Faculty of
The University of Texas at Dallas
in Partial Fulfillment
of the Requirements
for the Degree of

DOCTOR OF PHILOSOPHY IN
MATERIALS SCIENCE AND ENGINEERING

THE UNIVERSITY OF TEXAS AT DALLAS

December 2021

ACKNOWLEDGMENTS

First, I would like to thank my advisor Professor Jiyoung Kim for not only providing me the opportunity to work for him, but also for his continuous support throughout my work. He kept giving me lots of new ideas and continues to teach me a lot of things every day. I am really inspired by him because he always keeps his doors open, encourages me to ask questions and saved time in his busy schedule for discussions and meetings.

My thanks also go to my committee members, Dr. Scott Summerfelt, Prof. Chadwin Young, Prof. Robert M. Wallace and Prof. Bruce Gnade for being willing to serve as my committee members and giving valuable guidance on my research. Particularly, listening to Dr. Summerfelt and Prof. Kim discussing jargon during biweekly Thursday meetings during my first two years, played a very important part in my learning curve. Also, special thanks to Prof. Wallace for the collaborations, allowing me to use his lab facilities and teaching me the importance of surface cleaning procedures and the importance of bookkeeping. I would also like to thank Prof. Chadwin Young and his students (Pavel, Roberta, Jinbo) for allowing me to use his advanced electrical characterization laboratory facilities and ensuring smooth operation of the tools for external users.

Three other people who played a very important role in my research were Dr. Sijoon Kim, Dr. Antonio Lucero and Dr. Lanxia Cheng. I am really indebted to them for teaching me a lot of things about the lab and tools (Dr. Sijoon Kim for teaching me about fabrication procedures and electrical characterization, Dr. Antonio Lucero for teaching me about tool operation and maintenance and Dr. Lanxia Cheng for teaching me the knacks for preparing presentation and reports). I also would like to thank Drs. Heber Hernandez Arriaga and Yongchan Jung. Any

questions I had about my experiments and thought process, they always encouraged me to discuss with them and gave me lots of valuable suggestions.

Many thanks to all my group members Dr. Xin Meng, Dr. Arul Ravichandran, Dr. Jaebeom Lee, Dr. Harrison Kim, Dr. Su-Min Hwang, Akshay Sahota, Jinhyun Kim and Dan Le for the countless hours spent in discussions and learning together. I also would like to thank the visiting scholars Dr. Takashi Onaya, Namhun, Kihyun and Sangwoo.

I am grateful for the UTD cleanroom staff, Dr. Naim Moumen, Dr. Gordon Pollack, Dr. Roger Robbins, Dr. Audrey Hammock, John Goodnight, Zane Borg and Scott Riekena for their untiring work towards reducing down-time for the cleanroom tools.

Finally, I would like to thank my parents, sisters, and all my friends for motivating me and supporting me throughout my PhD journey.

October 2021

FERROELECTRIC $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ FOR NEXT GENERATION NON-VOLATILE MEMORY APPLICATIONS AND ITS RELIABILITY

Jaidah Mohan, PhD
The University of Texas at Dallas, 2021

Supervising Professor: Jiyoung Kim, Chair

To keep up with the increasing memory demands, developing memories with higher densities, speed and energy efficiency is necessary at different levels of the memory hierarchy. Ferroelectric materials have been considered alternative memory components; however, the conventional perovskite-based ferroelectric materials pose several challenges due to CMOS integration, high thermal budget, and scaling to sub 70 nm thicknesses. In this regard, the discovery of ferroelectricity in doped HfO_2 thin films was revolutionary as HfO_2 is already employed in front end CMOS as a high-k dielectric material for scaled thicknesses (<10 nm) . Additionally, doping HfO_2 films with ZrO_2 , i.e., $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ (HZO) showed stable ferroelectric phase crystallization at back-end of line compatible temperatures (<450 °C).

This dissertation addresses some critical issues on the stress-induced crystallization of the ferroelectric phase in HZO films, the reliability properties of metal-ferroelectric-metal (MFM) structures, scaling ferroelectric HZO films on silicon substrates, and their reliability. First, the driving forces for the crystallization of pure ferroelectric phase in HZO thin films were addressed and the role of the TiN top electrode in phase crystallization at low process temperatures (400 °C) is studied. Then, the reliability of 10 nm thick HZO films was studied, and the various

ferroelectric device reliability properties and mechanisms were evaluated for metal-ferroelectric-metal structures. Finally, the ferroelectric HZO films were integrated directly on silicon for Fe-FET applications and the effect of ferroelectric device reliability based on scaling HZO films on silicon structures was studied.

TABLE OF CONTENTS

ACKNOWLEDGMENTS	v
ABSTRACT	vii
LIST OF FIGURES.....	xi
LIST OF TABLES	xv
 CHAPTER 1 INTRODUCTION.....	 1
1.1 Motivation.....	1
1.2 Structural and electrical properties of ferroelectrics	3
1.3 Conventional Ferroelectric Materials.....	5
1.4 Ferroelectricity in doped HfO ₂ thin films.....	7
1.5 Ferroelectric terminologies and methods of measurement	10
1.6 Issues and challenges.....	12
1.7 Dissertation Outline.....	16
1.8 References.....	18
 CHAPTER 2 EXPERIMENTAL METHODS.....	 26
2.1 Deposition Techniques and annealing tools	26
2.2 Materials characterization tools	33
2.3 Device Fabrication	38
2.4 Electrical Characterization.....	41
 CHAPTER 3 REALIZATION OF LOW VOLTAGE OPERATION FERROELECTRIC METAL-FERROELECTRIC -METAL CAPACITORS AT LOW PROCESSING TEMPERATURES (400°C)	 46
3.1 Preface	46
3.2 Introduction.....	47
3.3 Effect of post-deposition annealing of 10nm HZO thin films.....	49
3.4 Effect of post-metallization annealing of 10nm HZO thin films (annealing after TiN capping).....	52
3.5 The wake-up effect in 10nm ferroelectric HZO	63

3.6	Effect Film Thickness on The Ferroelectric Properties Of HZO Films	65
3.7	Conclusions.....	70
3.8	References.....	71
CHAPTER 4 RELIABILITY PROPERTIES OF LOW-TEMPERATURE (400 °C) HZO METAL-FERROELECTRIC-METAL CAPACITORS		76
4.1	Preface	76
4.2	Introduction.....	77
4.3	Experimental Details	80
4.4	Results and discussions	82
4.5	Conclusions.....	97
4.6	References.....	99
CHAPTER 5 SCALING FERROELECTRIC HZO ON SILICON TO REDUCE THE EOT TO LESS THAN 1NM AND THE EFFECTS OF BUILT-IN FIELD		103
5.1	Preface	103
5.2	Scaling ferroelectric HZO on silicon and reducing the EOT to less than 1nm ...	104
5.3	Ferroelectric polarization retention with scaling of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ on silicon	116
5.4	Conclusions.....	128
5.5	References.....	129
CHAPTER 6 CONCLUSION AND FUTURE WORK		132
BIOGRAPHICAL SKETCH		135
CURRICULUM VITAE		

LIST OF FIGURES

Figure 1.1: Memory hierarchy showing the different memory classes, their operation speed and memory retention capabilities (volatile or non-volatile). Adapted with permission from Ref [1] © 2018 IEEE.	2
Figure 1.2: (a) An example of a non-centrosymmetric space group (with distorted fluorite structure) that can exhibit ferroelectricity by the displacement of blue ions. (b) a double-well energy vs. distance profile where the dip in energies represents the two stable polarization states in the ferroelectric.	3
Figure 1.3: (a) The Charge-Voltage response of a linear dielectric, (b) The Q-V characteristics of a paraelectric. A paraelectric material does not show any spontaneous polarization, (c) The Q-V response of a ferroelectric. Spontaneous polarization is observed, (d) The Q-V response of an anti-ferroelectric. An anti-ferroelectric shows double hysteresis loop with no remnant polarization.	4
Figure 1.4 : (a) A perovskite PZT ferroelectric unit cell. The atoms in the center (in this case, titanium) is non-centrosymmetric and is responsible for the ferroelectric switching charge. (b) show the device structure and cross sectional TEM image of commercialized FeRAMs from Texas Instruments Inc using PZT at the 130 nm node. Re-printed with permission from Ref [16] © 2018 IEEE.	7
Figure 1.5: (a)The equilibrium $\text{HfO}_2\text{-ZrO}_2$ phase diagram obtained using high temperature X-Ray Diffraction. Reprinted with permission from Ref [38]. Copyright (1963) Wiley, (b)diffusion less phase transformation in bulk HfO_2 (caused by rapid cooling) still shows very stable monoclinic phase to 1400°C Reprinted with permission from Ref [36]. Copyright (1963) Wiley.	8
Figure 1.6: Various methods to measure the ferroelectric hysteresis. (a) shows the traditional Sawyer tower circuit, (b) Shunt method and (c) Virtual ground method ^[22] . V_{FE} is the voltage across the ferroelectric, V_{REF} is the voltage across a reference capacitor of very high capacitance, V_{R} is the voltage across a resistor.	11
Figure 1.7: (a) An example of the P-E hysteresis obtained when triangular voltage pulses are sent to a ferroelectric, (b) an example of Positive Up Negative Down (PUND) measurement done using the shunt method demonstrating memory behavior in the ferroelectric.	12
Figure 1.8: Ferroelectric orthorhombic phase crystallization mechanism for doped- HfO_2 thin films. Reprinted with permission from REF[19]. Copyright AIP Advances and REF[57]. Copyright (2017) American Chemical Society.	13

Figure 1.9: (a) the critical radius above which grain nucleation can occur in an amorphous film, and (b) a schematic of the activation energy required for amorphous to crystalline phase transition to occur.	14
Figure 2.1: A schematic diagram of the surface reactions in one cycle of ALD deposition using TDMA-Hf and H ₂ O as the metal precursor and oxidant respectively.	26
Figure 2.2: A photograph of the ALD cross-flow reactor chamber (Cambridge Nano Tech Savannah S100) with 4 precursor manifolds which can accommodate a 4" (100mm) wafer.	29
Figure 2.3: AJA 1500V sputtering tool common user facility in the UTD cleanroom with 4 installable targets at one time.	30
Figure 2.4: The MPTC RTP-600xp Rapid thermal processing system, can anneal up to 1000°C. The temperature calibration using a thermocouple wafer shows a ~20°C higher temperature compared to the setpoint with ~5°C variation across the 100mm wafer.	32
Figure 2.5: An image of the Rigaku smart lab XRD system.	34
Figure 2.6: (a) an image of the JEOL-2100F transmission electron microscope with a resolution of 1.9Å and (b) an image of the FEI-focused ion beam/Scanning electron microscope tool used for TEM sample preparation.	35
Figure 2.7: The toho FLX-2320 thin film stress measurement tool. The tool is equipped with a heater that has heating capability up to 500°C.	37
Figure 2.8: Process flow chart for the fabrication of MFM ferroelectric capacitors.	40
Figure 2.9: Process flow chart for the fabrication of MFIS ferroelectric capacitors.	41
Figure 2.10: (a) optical microscopy image showing the formation of undercut (b) real area calculation to find the amount of over-etching.....	42
Figure 2.11: (a) FeRAM hysteresis waveform module, and (b) positive-up-negative-down (PUND) module of the Keithley 4200 SCS pulse measurement unit.....	44
Figure 3.1: Effect of post-deposition annealing (300-500°C) on the ferroelectric properties of 10 nm HZO MFM capacitors.....	50
Figure 3.2: GI-XRD based on different PDA annealing temperatures for 10nm HZO film.	51
Figure 3.3: (a) Ti 2p, N 1s, and O 1s core level spectra obtained from sputtered TiN with different chamber base pressure, and (b) binding energy ranges for Ti 2p, N 1s and O 1s core levels ⁴⁹	53

Figure 3.4: (a) PE hysteresis measurements for MFM capacitors with TiN with different oxygen impurity concentration and (b) GI-XRD showing the crystallinity of the underlying HZO film based on TiN TE with different oxygen concentration.	54
Figure 3.5: Effect of PMA annealing temperature on the ferroelectric properties of HZO films.	56
Figure 3.6: GI-XRD measurements of HZO films with different PMA annealing temperatures.	57
Figure 3.7: Leakage current measurements for HZO films annealed at different temperatures after TiN TE deposition.	58
Figure 3.8: P-E hysteresis measurements of HZO films annealed at 400 °C using TiN TE of different thickness.	60
Figure 3.9: Thin film wafer bowing measurements performed after TiN electrode deposition of different thickness (45 nm, 90 nm and 180 nm).	61
Figure 3.10: Effect of a PMA re-anneal at higher temperatures (500 °C, and 600 °C) after the PDA annealing process	62
Figure 3.11: Figure showing the pulse I-V and PE hysteresis curves for 10 nm HZO ferroelectric films before and after the wakeup process (10^5 switching cycles at 2.5MV/cm)	64
Figure 3.12: PE hysteresis loops from the MFM capacitors obtained from HZO deposited with different thickness (scaling down to 5nm) and a PMA anneal of 400 °C.	67
Figure 3.13: GI-XRD results showing the crystallinity of HZO films scaled from 20 nm to 5 nm. 20 nm shows the presence of the equilibrium -m phase in addition to the ferroelectric -O phase.	68
Figure 3.14: Summary of scaling down the ferroelectric E_c and operating voltages in HZO thin films.	69
Figure 4.1: A schematic diagram of the pulse read/write measurements and a sequence of write/read pulses using a fixed write voltage at ± 2.5 V and the read voltage was varied in 0.1 V steps from -2.5 V to 2.5 V.	82
Figure 4.2: (a) P-V hysteresis measurements of the HZO MFM capacitors after wakeup cycling (10^5 cycles at 2.5 V), (b) Pulse measurements to extract SW, NSW, and FE polarization at various applied voltages after 6s of delay time.	83
Figure 4.3: (a) Temperature dependence on the FE polarization extracted using pulse write/read measurements using 6s delay time between pulses, (b) Saturation polarization and coercive voltage dependence on temperature.	84

Figure 4.4: The batch-to-batch variation of the ferroelectric properties of 10 nm HZO MFM capacitors.....	85
Figure 4.5: Device-to-device variation of the various capacitors in the same fabrication batch....	86
Figure 4.6: The ferroelectric polarization fatigue measurements of 10 nm HZO MFM capacitors showing stable operation for 10^{10} cycles under 2V operation.....	87
Figure 4.7: time dependent dielectric breakdown characteristics of 10 nm ferroelectric HZO MFM capacitors.....	88
Figure 4.8: Measurement setup for the retention tests after baking. The baking process was performed to accelerate the aging process.	89
Figure 4.9: $P_{\text{retention}}$ obtained after baking the $-P_r$ state devices at 65°C, for different baking time (b) V_{BI} developed in the film due to baking for long periods at higher temperatures. (c) based on the amount of time required to generate a V_{BI} of 0.7 V at different baking temperatures, two different activation energies were calculated.....	90
Figure 4.10: A schematic of the new same state and opposite state imprint measurement pulse sequences.....	91
Figure 4.11: (a) Comparison of the $P_{\text{retention}}$, P_{SS} and P_{OS} after a 136 hour bake at 65 °C (b) Comparison of the P_{OS} obtained from the OS imprint measurements at 65 °C after different baking times.	92
Figure 4.12: V_{BI} generation and charge trapping mechanism leading to OS imprint loss in HZO FE films.....	94
Figure 4.13: (a) Lifetime extraction for $P_{\text{retention}}$, P_{SS} , and P_{OS} at 65 °C after different baking times. OS shows the most drastic degradation in the retention properties	95
Figure 4.14: (a) pulse sequence to measure OS imprint with different re-write pulse widths, (b) P_{OS} at 95 °C for various write pulse widths extracted at different baking times (c) lifetime extraction based on different write pulse widths for 65 °C, 95 °C, and 110 °C.....	96
Figure 4.15: (a) Recovery of imprint effects after cycling, and (b) mechanism of redistribution of defects after cycling.....	97
Figure 5.1: Standard RCA cleaning procedures done at the UT Dallas cleanroom.....	106
Figure 5.2: Ellipsometry showing wafer uniformity of chemical SiO_2 grown on silicon substrate using SC-1 last process after RCA cleaning procedures.	107
Figure 5.3 : shows the detailed fabrication process flow for making MFIS capacitors.....	108

Figure 5.4 : Capacitance-voltage curves for HF last process for various thickness of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ annealed at 400°C at 10 kHz and 100 kHz frequencies.....	109
Figure 5.5: EOT extracted from C-V curves for different thickness of HZO annealed at 400°C using H_2O as oxidant for HF last process. Blue dot shows the 5 nm HZO fabricated during a different batch with high EOT of 0.9 nm.	110
Figure 5.6: Leakage currents for HF last process for various thickness of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ annealed at 400°C	111
Figure 5.7: EOT extracted from C-V curves for different thickness of HZO annealed at 400°C using H_2O as oxidant for SC1 last process.....	112
Figure 5.8: TEM images showing uniform crystalline orthorhombic grains of 5 nm HZO using O_3 on HF-last silicon.....	113
Figure 5.9: HR-TEM images of 4 nm and 3 nm HZO using O_3 on SC1 last process.....	113
Figure 5.10: GI-WAXS on 6 nm, 4 nm and 3 nm HZO deposited using O_3 on SC1 last silicon annealed at different temperatures.....	114
Figure 5.11: EOT extracted for non-annealed $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ on HF last and SC1 last silicon using O_3 as the oxidant.	115
Figure 5.12: (a) GI-WAXS spectra showing the diffraction peaks of HZO films with different thickness using an incidence angle of 0.15°. (b) Low magnification TEM image of 5 nm HZO based MFIS structure and cross-sectional HR-TEM image of 5 nm HZO showing crystalline behavior.....	119
Figure 5.13: P-E hysteresis results showing the FE properties of HZO based MFIS capacitors of various thicknesses (5, 7, 10, and 20 nm) measured at different applied electric fields (red, blue and black curves represent different applied electric fields).	120
Figure 5.14: (a) Plot of effective breakdown field vs. HZO thickness, and (b) plot of current density at ± 3 MV/cm operation for different thickness of HZO.	122
Figure 5.15: (a) Comparison of the FE switching, and non-switching properties measured using WRITE immediate READ and WRITE delayed READ for 20 nm and 7 nm MFIS capacitors. (b) Comparison of the FE polarization (P_{FE}) for HZO based MFIS capacitors of different thickness (5, 7, 10, and 20 nm).	123
Figure 5.16: (a) Equivalent circuit diagram of the MFIS capacitor structure. (b) Calculated built-in voltage/field in the FE layer based on different HZO thicknesses for the MFIS capacitors. (c) Amount of polarization loss observed as the HZO scales in the MFIS capacitor.	124

- Figure 5.17: Plot of $1/\text{effective capacitance}$ vs. thickness of HZO. The slope can be used to extract the dielectric constant of the HZO layer, and the intercept can be used to extract the dielectric constant of the interface layer.....125
- Figure 5.18: Charge distribution and built-in voltage/ built-in field for the MFIS capacitors (a) during bias, (b) immediately after the applied bias is removed ($t=0$), and (c) time t after the applied bias is removed.126
- Figure 5.19: Direct measurement of an apparent remnant voltage in the 7 nm MFM + 5 nm HfO_2 MOS capacitor (degenerate n-silicon) series connection using an oscilloscope (a) during ferroelectric switching operation (b) during non-switching operation.127

LIST OF TABLES

Table 1.1: A table showing the various dopants in HfO_2 which results in a ferroelectric phase. Adapted from Ref [25]. Copyright (2015) Wiley.....	10
Table 3.1: A table showing the various d-spacing between 2θ range of 26° to 40°	51
Table 5.1: List of oxides that are energetically less favorable for the forward reaction of equation (1) ²	105

CHAPTER 1

INTRODUCTION

1.1 Motivation

Based on the decadal plan published by the semiconductor research corporation (SRC) in October 2020¹, the memory/storage demands are expected to continue growing exponentially owing to increased memory requirements, internet of things (IoTs) and autonomous driving (just to mention some). To keep up with the increasing needs, developing memories with higher densities, speed and energy efficiency is necessary at different levels of the memory hierarchy (memory hierarchy shown in Fig 1.1). Until today, there is no memory that can operate in all levels of the memory hierarchy i.e., show non-volatility and significant memory density like the NAND flash at the same time show significant speed, low power and endurance like SRAMs and DRAMs.^{1,2} To bridge the gap, storage class memories using a 3DXpoint phase-change memory (PCRAMs) were commercialized recently (in 2015) by Intel/Micron for memory requirements with a faster non-volatile read/write and higher endurance compared to NAND, but these memories could not replace the current DRAM or NAND flash technologies.

Therefore, there is a growing need for fast memory devices, that operate at low voltages and show non-volatility. Several emerging memories are being explored that can complement (if not replace) existing memory technologies. Among them, ferroelectric random-access memory (Fe-RAM) is one of the most promising candidates because of its fast low voltage operation and non-volatility. Since DRAM uses a dielectric for the memory operation (1-Transistor and 1-capacitor cell), it is a very straightforward approach to replace the dielectric with the ferroelectric material to realize Fe-RAMs. Additionally, using ferroelectric field-effect-transistors (Fe-FETs)

as a 1-T cell for data storage is also very advantageous because of its high-density and 3-D integration capability like NAND flash¹⁻².




Figure 1.1: Memory hierarchy showing the different memory classes, their operation speed and memory retention capabilities (volatile or non-volatile). Adapted with permission from Ref [1] © 2018 IEEE.

However, several challenges and issues prevent the practical realization of ferroelectrics in state-of-the-art memory devices. Some of the critical challenges that need to be addressed are:³⁻⁵

- (i) large polarization response ($>15\mu\text{C}/\text{cm}^2$).
- (ii) scaling to sub-10nm thickness for low voltage operation.
- (iii) low thermal budget ($<450^\circ\text{C}$) for back-end-of-line (BEOL) integration.
- (iv) endurance switching for $>10^{12}$ cycles.
- (v) stable lifetime (data retention and imprint) for 10-year operation.
- (vi) Complementary-metal-oxide-semiconductor (CMOS) compatibility,
- (vii) minimized interface effects when integration on silicon/dielectrics

1.2 Structural and electrical properties of ferroelectrics

The molecular theory describing all crystalline systems and symmetries predicts that among the 32 crystallographic point groups (sub-divided into 230 space groups), there are 10 polar groups with a unique polar axis and without an inversion center (non-centrosymmetric)³. This means that there are certain classes of crystals in which certain atoms can be present in two equilibrium sites in the lattice. These crystals can show spontaneous polarization in the direction of the polar axis if these ions are displaced between the two equilibrium sites (the displacement can happen based on mechanical stress, temperature, and electric fields). If the spontaneous polarization can be re-oriented and reversed by applying a sufficiently large electric field, then the material system is said to be “ferroelectric”³⁻⁷. The remnant polarization persists even after the applied field is removed, making it a viable option for non-volatile memory storage. It should also be noted that not every polar crystal is ferroelectric. For example, the wurtzite structure is polar, but it cannot be reoriented at known experimental electric fields⁶.




Figure 1.2: (a) An example of a non-centrosymmetric space group (with distorted fluorite structure) that can exhibit ferroelectricity by the displacement of blue ions. (b) a double-well energy vs. distance profile where the dip in energies represents the two stable polarization states in the ferroelectric.

In the case of regular dielectrics, the two main reasons for polarization due to applied electric fields are (i) electronic polarization, which arises because the applied electric field shifts the center of the charge of the electron shells from the nucleus and (ii) ionic polarization, which originates from the fact that the cations and anions in the lattice also displace due to the applied electric field. The amount of polarization obtained depends on the dielectric susceptibility of the material. In ferroelectric materials, if the applied field exceeds the coercive field (E_c), there is an additional spontaneous polarization from the dipole and domain wall motion. Ferroelectric materials have this additional “orientation polarization,”⁷ which is dependent on the electric field. Figure 1.2 (a) shows an example of a non-centrosymmetric distorted fluorite structure that can exhibit ferroelectricity by the displacement of blue ions, and Figure 1.2 (b) the energy profile of the ferroelectric switching process where the two stable polarization states of the displaced atoms.




Figure 1.3: (a) The Charge-Voltage response of a linear dielectric, (b) The Q-V characteristics of a paraelectric. A paraelectric material does not show any spontaneous polarization, (c) The Q-V response of a ferroelectric. Spontaneous polarization is observed, (d) The Q-V response of an anti-ferroelectric. An anti-ferroelectric shows double hysteresis loop with no remnant polarization.

The charge in a ferroelectric material can be represented from Maxwell's first equation⁶ as :

$$Q = \varepsilon_0 \varepsilon_r E + P$$

where Q is the charge obtained from the ferroelectric, $\varepsilon_0 \varepsilon_r E$ is the dielectric contribution to the obtained charge and “P” is the charge gained due to ferroelectric dipole motion. ε_0 is the permittivity of free space which is equal to $8.854 \times 10^{-12} \frac{F}{m}$ and ε_r is the relative permittivity of the material. E is the electric field in $\frac{V}{m}$. Figure 1.3 shows the different polarization (charge)-voltage responses of a dielectric, paraelectric, ferroelectric and an antiferroelectric material.

1.3 Conventional Ferroelectric Materials

Ferroelectricity was first discovered in Rochelle salts ($\text{NaKC}_4\text{H}_4\text{O}_6 \cdot 4\text{H}_2\text{O}$) by Valasek in 1921.⁸ Valasek noticed that the remnant polarization can be switched by the application of an electric field (analogous to the magnetization of a ferromagnet by the application of a magnetic field) and coined the term “ferroelectrics”. Rochelle salts then started to be widely studied in academia but failed to have a practical application because it was soluble in H_2O and has a very low Curie temperature, just above room temperature (Curie temperature is the temperature above which a material phase transforms from a ferroelectric phase to a non-ferroelectric phase).⁹⁻¹¹ The first ferroelectric to have practical application was BaTiO_3 (BTO) and was commercialized during the 1950s as a transducer material.¹² Since then, ferroelectricity has been intensively studied for use in various applications including Fe-RAMs for non-volatile memory as it can exhibit spontaneous polarization.¹³⁻¹⁵ Most of the commonly known ferroelectric materials have a perovskite structure with ABO_3 structure. Lead-Zirconate-Titanate ($\text{Pb}(\text{Zr},\text{Ti})\text{O}_3$) and BTO are the most studied ferroelectric ceramics. As of today, embedded planar capacitor FRAM cells

using PZT are embedded in the complementary metal-oxide semiconductor (CMOS) process flow at the 130 nm node¹⁶. In this technology, 70 nm thick PZT films were accessed using a 1-Transistor cell (1-T 1-C structure) and operate at 1.5 Volt¹⁶. Scaling below the 130 nm technology node was very difficult because these films were very difficult to integrate with 3-D structured silicon substrates. Atomic Layer Deposition (ALD) technique is desirable to grow films in trenches and on 3-D structures as it is a sequential layer-by-layer chemical reaction on the surface. However, it is challenging to develop an ALD process for PZT thin films because of the relatively larger size of Pb. Also, since these materials are relatively thick (>70 nm), the integration of these films in the current technology nodes (sub-10 nm) is almost impossible since the ferroelectric properties suffer drastically as devices scale down below 50 nm because of the depolarization fields generated during integration with semiconductors or insulators.^{17,18} Therefore, to realize commercial ferroelectrics in the sub-10 nm technology nodes, there is a need to realize ferroelectric properties in ALD deposited thin films. The recently discovered ferroelectricity in HfO₂ thin films discussed in the next section paves the way to realize the commercialization of FeRAMs or FeFETs in the current technology nodes.




Figure 1.4 : (a) A perovskite PZT ferroelectric unit cell. The atoms in the center (in this case, titanium) is non-centrosymmetric and is responsible for the ferroelectric switching charge. (b) show the device structure and cross sectional TEM image of commercialized FeRAMs from Texas Instruments Inc using PZT at the 130 nm node. Re-printed with permission from Ref [16] © 2018 IEEE.

1.4 Ferroelectricity in doped HfO_2 thin films

In 2011, ferroelectricity was first discovered in doped HfO_2 thin films when trying to study high-k dielectric properties for DRAM applications¹⁹. The 10 nm thick HfO_2 thin films were doped with 3-5% of Si, and they showed ferroelectric properties with remnant polarization of $\sim 10 \mu\text{C}/\text{cm}^2$. Since then, the ferroelectric properties of HfO_2 films with various dopants, including Zr, La, Gd, Y and Al¹⁹⁻³⁵ have been reported. In this dissertation, the word “dopant” essentially means alloying. The actual definition of doping is the addition of impurities in ppm or ppb, but the ferroelectric/ALD community often use the term “doping” for alloying and hence, a similar terminology is followed in this dissertation. Especially with ZrO_2 doping, the observed ferroelectricity drew lots of attention in the research community because the crystallinity of both the HfO_2 and ZrO_2 systems have been well studied and there was no indication of a ferroelectric phase in its equilibrium phase diagram, even at higher temperatures³⁶⁻³⁸. Moreover, both HfO_2 and ZrO_2 are some of the most studied material systems for more than half a century for

applications in refractory linings³⁶⁻³⁸. Figure 1.5 shows the equilibrium phase diagrams of the $\text{HfO}_2\text{-ZrO}_2$ bulk systems showing stable monoclinic (-M) till $\sim 800^\circ\text{C}$ and tetragonal (-T) / cubic (-C) phases at higher temperatures. These systems have also been extensively studied for the past 15 years for applications as a high-k gate dielectric in Metal-Oxide-Semiconductor Field-Effect Transistors (MOSFETs) and DRAM applications,³⁹ but somehow, the ferroelectric phase remained hidden until a decade ago. The reported crystal structure that was observed in the ferroelectric HfO_2 was the orthorhombic phase with Pca21 space group.

Various factors were found to be responsible for the formation of this orthorhombic phase in HfO_2 thin films, doping¹⁹⁻³⁵, annealing temperature^{25,40}, electrode stress^{41,42}, surface energy⁴⁴ and ferroelectric film thickness^{45,46} were found to be some of the most important “knobs” in realizing the ferroelectric phase in HfO_2 .




Fig. 8. The system $\text{ZrO}_2\text{-HfO}_2$.

Figure 1.5: (a) The equilibrium $\text{HfO}_2\text{-ZrO}_2$ phase diagram obtained using high temperature X-Ray Diffraction. Reprinted with permission from Ref [38]. Copyright (1963) Wiley, (b) diffusion less phase transformation in bulk HfO_2 (caused by rapid cooling) still shows very stable monoclinic phase to 1400°C Reprinted with permission from Ref [36]. Copyright (1963) Wiley.

It should be noted that to get the ferroelectric phase, the doping concentration is lower than 10% for most of the dopants. Controlling the composition for such low doping concentration is very difficult using ALD, but for Zirconium oxide, the best ferroelectric properties that were reported had a composition of ~50% ZrO_2 . Hence, Hafnium Zirconate ($\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$) a.k.a HZO can be easily deposited using ALD, since the deposition can be carried out just by depositing alternating cycles of Hafnium precursor pulse, oxidant, and Zirconium precursor pulse and oxidant.²⁷ Increasing the HfO_2 concentration makes the films crystallize to the equilibrium monoclinic phase (space group: $\text{P}2_1/\text{c}$) while increasing the concentration of ZrO_2 makes the films crystallize to the tetragonal phase (space group: $\text{P}4_2/\text{nmc}$). Table 1.1 shows the summary of reported ferroelectric properties using different doping materials in HfO_2 thin films. Additionally, the best ferroelectric properties for HfO_2 thin films can be obtained at thickness of ~10 nm compared to PZT/BTO thin films (which need ~100 nm thickness) making 3-D integration and nano-structured templates highly possible using ferroelectric HfO_2 . Compared to the bandgap of 3-4 eV for PZT⁴⁷ thin films, ferroelectric HfO_2 has a bandgap of ~5.5 eV⁴⁸ which can facilitate lower leakage currents and higher breakdown voltages for the 10 nm films. Also, HfO_2 and ZrO_2 (and TiN, which is the most used electrode for ferroelectric HfO_2) have been already used in the semiconductor industry for logic and DRAM applications⁴⁹ and hence ferroelectric HZO films can easily replace the current high-k dielectrics without significant process optimization.

Table 1.1: A table showing the various dopants in HfO₂ which results in a ferroelectric phase. Adapted from Ref [25]. Copyright (2015) Wiley.

Dopant	Si	Zr	Y	Al	Gd	Sr	La
Valence	+4	+4	+3	+3	+3	+2	+3
Atomic Radius	110	155	180	125	180	200	195
Theoretical Pr	41	50	40	48	53	48	N/A
Experiment Pr	24	17	24	16	12	23	45
Ec	0.8 - 1.0	1.0	1.2 - 1.5	1.3	1.75	2.0	1.2
Doping %	4	50	5.2	4.8	2	9.9	N/A
AFE	O	O	X	O	X	X	N/A

Another critical parameter that is responsible for the ferroelectric phase transformation is the mechanical stress/capping layer effect from the electrodes^{41,42,43}. Various theoretical investigations have shown that stress is an important factor for the crystallization of the ferroelectric orthorhombic (-O) phase in HZO.

1.5 Ferroelectric terminologies and methods of measurement

Historically, all initial measurements on ferroelectrics were done using the method developed by Sawyer and Tower by using a reference capacitor with a much larger capacitance in comparison to the ferroelectric (so almost entire voltage drop happens across the ferroelectric)⁵⁰⁻⁵¹. From the voltage drop across the linear capacitor, the charge across the ferroelectric can be obtained (by charge equality). The drawbacks of this measurements are (i) the entire voltage drop does not happen in the ferroelectric capacitor and (ii) the parasitic cable

capacitances become more significant in measuring small ferroelectric capacitors. Both the shunt and virtual ground methods offer better precision ferroelectric measurements.⁵² Figure 1.6 shows the schematic circuit diagram of the sawyer-tower circuit, shunt method and virtual ground methods for the measurement of ferroelectric capacitors.

The shunt method uses a resistor (forming an R-C circuit) and measures the voltage drop across the resistor to acquire the instantaneous current, i produced by the applied voltage (and hence charge $Q=i \cdot dt$) where dt is the time to obtain ferroelectric charge. All pulse WRITE/READ measurements discussed in later sections are measured using this method to calculate the charge obtained purely by dipole motion in the dielectric. The virtual ground method is the most precise of all the methods and uses an operational amplifier and a feedback resistor to calculate the charge across the ferroelectric. All P-E hysteresis measurements done using a Keithley 4200-SCS use this method to extract charge.




Figure 1.6: Various methods to measure the ferroelectric hysteresis. (a) shows the traditional Sawyer tower circuit, (b) Shunt method and (c) Virtual ground method^[22]. V_{FE} is the voltage across the ferroelectric, V_{REF} is the voltage across a reference capacitor of very high capacitance, V_R is the voltage across a resistor.

The typical P-E hysteresis obtained by ferroelectric switching is shown in figure 1.7 At 0 Volt, the height of the ferroelectric hysteresis is called 2×remanent polarization ($2P_r$) and the

width of the ferroelectric hysteresis at charge 0 (i.e, at the middle of ferroelectric switching) is called $2 \times$ coercive field ($2E_c$). The voltage at which the switching process starts to saturate is called saturation voltage (V_{sat}). It should be noted that once the switching process is done, if an additional voltage pulse is given in the same direction (usually called a non-switching pulse), the response of the ferroelectric is like that of a normal dielectric (as shown in Figure 1.7, b) provided the amount of depolarization fields or relaxation components are significantly lower. This behavior can help us extract the dielectric constant of the ferroelectric and the amount of charge obtained from dipole motion.




Figure 1.7: (a) An example of the P-E hysteresis obtained when triangular voltage pulses are sent to a ferroelectric, (b) an example of Positive Up Negative Down (PUND) measurement done using the shunt method demonstrating memory behavior in the ferroelectric.

1.6 Issues and challenges

Although ferroelectric HfO_2 has made way for various types of non-volatile memory devices, multiple issues and challenges prevent the commercialization of these devices. In most cases, the HZO films have a small fraction of the equilibrium non-ferroelectric -M phase that

crystallizes along with the ferroelectric phase.⁵³⁻⁵⁶ The primary mechanism of the ferroelectric phase crystallization in HZO thin films is to anneal amorphous films in the presence of a capping layer (as shown in Fig 1.8) at high temperature to form the tetragonal phase (which is structurally very similar to the orthorhombic phase) and during cooling, the orthorhombic phase crystallizes out.^{19,32,33,57}




Figure 1.8: Ferroelectric orthorhombic phase crystallization mechanism for doped-HfO₂ thin films. Reprinted with permission from REF[19]. Copyright AIP Advances and REF[57]. Copyright (2017) American Chemical Society.

Hence, for the thickness range (5-20 nm) it is expected that the as-deposited HZO films are amorphous for proper crystallization of the -O phase. During the deposition of HfO₂ thin films, it is possible for the -M phase to crystallize even in as-deposited films for thickness ~10 nm.⁵⁷ Based on the literature survey of different precursors for HfO₂ and ZrO₂ deposition, for the

as-deposited films to be amorphous, the deposition temperature must be below 300 °C, without having significant contaminants (like halogen/carbon). The precursors ideal for this range are alkyl amide precursors and hence Tetrakis-dimethyl amido Hafnium (TDMA-Hf) and tetrakis-dimethyl amido Zirconium (TDMA-Zr) will be studied extensively in this work. The prevention of non-ferroelectric monoclinic phase formation in the film can significantly improve the device reliability. It is important to realize fully -O phase crystallization both on metal electrodes and silicon substrates for practical applications like FeRAMs and FeFETs.




Figure 1.9: (a) the critical radius above which grain nucleation can occur in an amorphous film, and (b) a schematic of the activation energy required for amorphous to crystalline phase transition to occur.

Additionally, to realize low voltage operation, it is crucial to scale the ferroelectric layer thickness down, while maintaining the -O phase crystallization with similar ferroelectric properties. The influence of the HZO-electrode interface energy becomes more prominent when the film thickness decreases. For the crystallization process to occur, the activation energy/energy barrier to crystalline the thin films should be overcome as shown in the Figure 1.9.

Another key challenge regarding ferroelectric HfO₂ memories is its reliability. Since Titanium Nitride (TiN) is the most commonly used electrode material for the formation of ferroelectric HfO₂, because of its thermal expansion coefficient and TiN is also considered very suitable for CMOS processing because of its thermal and chemical stability.⁵⁸⁻⁶⁰ The main drawback of this however is its oxygen scavenging nature. TiN integrated directly on top of HfO₂ based high-k materials is well known to scavenge the HfO₂ of its oxygen during its annealing process, resulting in a defect rich HfO₂ film. Additionally, the scavenged O binds with the TiN film to form a TiO_xN_y interface. This TiO_xN_y interface (also called a non-ferroelectric dead layer) is usually rich in defects and oxygen vacancies, given its stoichiometry.^{61,62}

The polarization-electric field (P-E) loop of a ferroelectric HfO₂ material usually shows a “pinched” hysteresis loop in its pristine state. This characteristic is mainly attributed to the presence and accumulation of defects at the HZO layer and interface.⁶³⁻⁶⁷ These defects are caused because of the scavenging nature of the TiN electrodes and from the fabrication process. Hence, these defects are almost unavoidable in ferroelectric HZO.⁶⁸ Moreover, the presence of defects and oxygen vacancies at the ferroelectric layer and the electrode interface can significantly degrade the reliability properties of a ferroelectric like endurance and data retention⁶⁹⁻⁷⁶. Hence, engineering the HZO ferroelectrics to achieve a lower defect concentration both in the layer and at the electrode is crucial. In commercialized PZT ferroelectrics, it was reported that using a conductive oxide electrode (RuO₂ or IrO₂) reduces the oxygen vacancy formation at the PZT layer and at the electrode-PZT interface.⁷⁷⁻⁷⁹ However, using a conductive electrode as the top electrode in ferroelectric HZO crystallization did not aid the -O phase formation because of its thermal expansion and the low stress received by the HZO layer. It is also shown

theoretically that an increase in oxygen vacancy concentration in HfO_2 also reduces the free energy for the crystallization of the -o phase.⁵⁸ Too many oxygen vacancies lead to reliability issues and too little oxygen vacancies can lead to the formation of the undesirable -m phase. Hence, a delicate equilibrium has to be achieved to obtain reliable ferroelectric properties.

Additionally, during integration of the ferroelectric HZO layer on top of 1 nm SiO_x (this 1 nm SiO_x is inevitable during the integration of high-k dielectrics on a silicon substrate), the polarization switching from the ferroelectric is compensated by a dielectric layer instead of a metal electrode. This charge compensation between HZO and the SiO_x layer (dead layer) leads to the generation of a depolarization field (built-in field) in both the layers.⁸⁰⁻⁸² This built-in field can lead to drastic reliability issues in ferroelectric device performances on top of silicon substrate. Some additional negative effects of this non-ferroelectric dead layer are the reduction in polarization, drastic fatigue, increased ferroelectric coercive fields and generation of built-in fields.⁸³⁻⁸⁵ Hence, it is crucial to properly understand the charge matching between the two layers and to minimize the thickness of the interface SiO_x .

1.7 Dissertation Outline

This dissertation considers some of the challenges and issues illuminated in the above section and aims to push the understanding and commercialization of ferroelectric HfO_2 one small step further. This dissertation mainly focuses on three areas:

(1) crystallization of the ferroelectric -O phase in HZO at low temperatures (<400 °C) and scaling the HZO layer for low voltage operation is discussed and the ALD scaling of HZO in MFM capacitor structures in CHAPTER 3, (2) the reliability issues (data retention, imprint, fatigue and time-dependent-dielectric-breakdown) of 10-nm HZO films on metal-ferroelectric-

metal structures in CHAPTER 4, and (3) the effect of scaling ferroelectric HZO films on silicon substrates on the reliability and built-in fields in CHAPTER 5,

The first part of CHAPTER 3 focusses on uniform -O phase crystallization in thin HZO films at low process temperatures ($<400^{\circ}\text{C}$) and proper understanding of the role of the TiN electrodes and the crystallization annealing in the crystallization of the ferroelectric -O phase. The second part of CHAPTER 3 focuses on scaling the thickness of the HZO layer on metal-ferroelectric-metal structures to realize low voltage operation and the effect of TiO_xN_y interfaces and annealing temperatures on scaling,

CHAPTER 4 focusses on the reliability issues in 10 nm HZO ferroelectric thin films and efforts to understand the reliability mechanisms and failure lifetime of ferroelectric MFM capacitors. In particular, the ferroelectric data-retention/ imprint studies and its failure mechanisms are clearly studied in HZO thin films.

CHAPTER 5 focusses on the scaling of HZO thin films on silicon substrates and reducing the effective EOT of these MFIS capacitors to achieve low voltage operation. Additionally, the effects of interface SiO_x on the ferroelectric reliability and built-in field are studied.

1.8 References

- (1) Semiconductor Research Corporation, “Decadal plan for Semiconductors–Full report” <https://www.src.org/about/decadal-plan/decadal-plan-full-report.pdf>, (2021).
- (2) A. Chen, “A review of emerging non-volatile memory (NVM) technologies and applications,” *Solid-State Electronics*, vol. 125, pp. 25–38, (2016).
- (3) T. Mikolajick, U. Schroeder, and S. Slesazeck, “The Past, the Present, and the Future of Ferroelectric Memories,” *IEEE Transactions on Electron Devices*, vol. 67, pp. 1434–1443, (2020).
- (4) O. Auciello, J. F. Scott, R. Ramesh, “The physics of ferroelectric memories,” *Physics today*, vol 51, pp 22-27, (1998).
- (5) G. A. Smolenski, *The physics of ferroelectric phenomena*, Leningrad Izdatel Nauka, (1985).
- (6) G. A. Samara, “Ferroelectricity revisited- Advances in materials and physics,” *Solid State Physics*, vol. 56, pp 239-458, 2001.
- (7) G. H. Haertling, “Ferroelectric ceramics: History and Technology,” *Journal of American Ceramic Society*, vol. 82, pp. 797-818, (2004).
- (8) J. Valasek, “Piezo-Electric and Allied Phenomena in Rochelle Salt,” *Physical Review*, vol. 17, no. 4, pp. 475–481, (1921).
- (9) J. Valasek, “Piezo-Electric activity of Rochelle Salts,” *Physical Review*, vol 19, no. 5, 478, (1922).
- (10) T. Mitsui, “ Theory of Ferroelectric Effect in Rochelle Salt,” *Physical Review*, vol. 111, 1259, (1958).
- (11) J. Valasek, “Note on the Piezo-Electric effect in Rochelle Salt crystals,” *Science*, vol. 65, 235, (1927).
- (12) A. von Hippel, R. G. Breckenridge, F. G. Chesley, and L. Tisza, “High dielectric constant ceramics,” *Industrial & Engineering Chemistry*, vol. 38, pp. 1097– 1109, (1946).
- (13) V. L. Ginzburg, “On the dielectric properties of ferroelectric (Segnette-electric) crystals and barium titanate,” *Zh. Exsp. Teor. Fiz.*, vol. 15, pp. 739–749, (1945).
- (14) A. Devonshire, “XCVI. Theory of barium titanate,” *The London, Edinburgh, and Dublin Philosophical Magazine and Journal of Science*, vol. 40, pp. 1040– 1063, (1949).

- (15) A. Devonshire, "Theory of ferroelectrics," *Advances in Physics*, vol. 3, no. 10, pp. 85–130, (1954).
- (16) S. Summerfelt, T. Moise, K. Udayakumar, K. Boku, K. Remack, J. Rodriguez, J. Gertas, H. McAdams, S. Madan, J. Eliason, J. Groat, D. Kim, P. Staubs, M. Depner, and R. Bailey, "High-Density 8Mb 1T-1C Ferroelectric Random-Access Memory Embedded Within a Low-Power 130nm Logic Process," in *Sixteenth IEEE International Symposium on the Applications of Ferroelectrics*, pp. 9–10, (2007).
- (17) D. J. Wouters, G. J. Norga, H. E. Maes, "Ultra-thin PZT films for Low Voltage Ferroelectric Non-Volatile Memories," *MRS Proceedings*, vol. 541, 381, (2011).
- (18) J. F. Ihlefeld, D. T. Harris, R. Keech, J. L. Jones, J. P. Maria, and S. T. McKinstry, "Scaling Effects in Perovskite Ferroelectrics: Fundamental Limits and Process-Structure-Property Relations," *Journal of the American Ceramic Society*, vol. 99, pp. 2537–2557, (2016).
- (19) T. S. Böske, J. Müller, D. Bräuhäus, U. Schröder, and U. Böttger, "Ferroelectricity in hafnium oxide thin films," *Applied Physics Letters*, vol. 99, 102903, (2011).
- (20) T. Olsen, U. Schröder, S. Müller, A. Krause, D. Martin, A. Singh, J. Müller, M. Geidel, and T. Mikolajick, "Co-sputtering yttrium into hafnium oxide thin films to produce ferroelectric properties," *Applied Physics Letters*, vol. 101, 082905, (2012).
- (21) U. Schroeder, C. S. Hwang, and H. Funakubo, *Ferroelectricity in Doped Hafnium Oxide: Materials, Properties and Devices*. Elsevier, 570, (2019).
- (22) U. Schroeder, E. Yurchuk, J. Müller, D. Martin, T. Schenk, P. Polakowski, C. Adelmann, M. I. Popovici, S. V. Kalinin, and T. Mikolajick, "Impact of different dopants on the switching properties of ferroelectric hafnium oxide," *Japanese Journal of Applied Physics*, vol. 53, 08LE02, (2014).
- (23) T. S. Boscke, J. Muller, D. Brauhaus, U. Schroder, and U. Bottger, "Ferroelectricity in hafnium oxide: CMOS compatible ferroelectric field-effect transistors," in *2011 International Electron Devices Meeting*, pp. 24.5.1–24.5.4, (2011).
- (24) T. Mikolajick, S. Slesazeck, M. H. Park, and U. Schroeder, "Ferroelectric hafnium oxide for ferroelectric random-access memories and ferroelectric field-effect transistors," *MRS Bulletin*, vol. 43, no. 5, pp. 340–346, (2018).
- (25) M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, J. Müller, A. Kersch, U. Schroeder, T. Mikolajick, and C. S. Hwang, "Ferroelectricity and Antiferroelectricity of Doped Thin HfO₂ -Based Films," *Advanced Materials*, vol. 27, no. 11, pp. 1811–1831, (2015).

- (26) S. Mueller, J. Mueller, A. Singh, S. Riedel, J. Sundqvist, U. Schroeder, and T. Mikolajick, "Incipient ferroelectricity in Al-doped HfO_2 thin films," *Advanced Functional Materials*, vol. 22, pp. 2412–2417, (2012).
- (27) J. Müller, T. S. Böske, D. Bräuhäus, U. Schröder, U. Böttger, J. Sundqvist, P. Kücher, T. Mikolajick, and L. Frey, "Ferroelectric $\text{Zr}_{0.5}\text{Hf}_{0.5}\text{O}_2$ thin films for nonvolatile memory applications," *Applied Physics Letters*, vol. 99, 112901, (2011).
- (28) J. Muller, T. S. Boscke, S. Muller, E. Yurchuk, P. Polakowski, J. Paul, D. Martin, T. Schenk, K. Khullar, A. Kersch, W. Weinreich, S. Riedel, K. Seidel, A. Kumar, T. M. Arruda, S. V. Kalinin, T. Schlosser, R. Boschke, R. van Bentum, U. Schroder, and T. Mikolajick, "Ferroelectric hafnium oxide: A CMOS-compatible and highly scalable approach to future ferroelectric memories," in *2013 IEEE International Electron Devices Meeting*, pp. 10.8.1–10.8.4, (2013).
- (29) C. Richter, T. Schenk, M. H. Park, F. A. Tschardtke, E. D. Grimley, J. M. LeBeau, C. Zhou, C. M. Fancher, J. L. Jones, T. Mikolajick, and U. Schroeder, "Si Doped Hafnium Oxide-A "Fragile" Ferroelectric System," *Advanced Electronic Materials*, vol. 3, 1700131, (2017).
- (30) S. Mueller, C. Adelman, A. Singh, S. Van Elshocht, U. Schroeder, and T. Mikolajick, "Ferroelectricity in Gd-Doped HfO_2 Thin Films," *ECS Journal of Solid-State Science and Technology*, vol. 1, N123–N126, (2012).
- (31) T. Schenk, S. Mueller, U. Schroeder, R. Materlik, A. Kersch, M. Popovici, C. Adelman, S. Van Elshocht, and T. Mikolajick, "Strontium doped hafnium oxide thin films: Wide process window for ferroelectric memories," in *2013 Proceedings of the European Solid-State Device Research Conference (ESSDERC)*, pp. 260–263, (2013).
- (32) M. H. Park, Y. H. Lee, T. Mikolajick, U. Schroeder, and C. S. Hwang, "Review and perspective on ferroelectric HfO_2 -based thin films for memory applications," *MRS Communications*, vol. 8, pp. 795–808, (2018).
- (33) M. H. Park, D. H. Lee, K. Yang, J.-Y. Park, G. T. Yu, H. W. Park, M. Materano, T. Mittmann, P. D. Lomenzo, T. Mikolajick, U. Schroeder, and C. S. Hwang, "Review of defect chemistry in fluorite-structure ferroelectrics for future electronic devices," *Journal of Materials Chemistry C*, vol. 8, pp. 10526–10550, (2020).
- (34) N. Setter, D. Damjanovic, L. Eng, G. Fox, S. Gevorgian, S. Hong, A. Kingon, H. Kohlstedt, N. Y. Park, G. B. Stephenson, I. Stolitchnov, A. K. Taganstev, D. V. Taylor, T. Yamada, and S. Streiffer, "Ferroelectric thin films: Review of materials, properties, and applications," *Journal of Applied Physics*, vol. 100, 051606, (2006).
- (35) M. Hoffmann, U. Schroeder, T. Schenk, T. Shimizu, H. Funakubo, O. Sakata, D. Pohl, M. Drescher, C. Adelman, R. Materlik, A. Kersch, and T. Mikolajick, "Stabilizing the

- ferroelectric phase in doped hafnium oxide,” *Journal of Applied Physics*, vol. 118, 072006, (2015).
- (36) W. L. Baun, “Phase Transformation at High Temperatures in Hafnia and Zirconia”, *Science*, vol. 140, pp. 1330-1331, (1963).
 - (37) R. Ruh, H. J. Garrett, R. F. Domagala, N. M. Tallan, “The System Zirconia-Hafnia”, *Journal of the American Ceramic Society*, vol. 51, pp 23-28, (1968).
 - (38) G. M. Wolten, “Diffusionless Phase Transformations in Zirconia and Hafnia,” *Journal of the American Ceramic Society*, vol. 46, pp. 418-422, (1963).
 - (39) G. D. Wilk, R. M. Wallace, J. M. Anthony “High-k gate dielectrics: Current status and materials properties considerations,” *Journal of Applied Physics*, vol. 89, 5243, (2001).
 - (40) M. H. Park, C.-C. Chung, T. Schenk, C. Richter, K. Opsomer, C. Detavernier, C. Adelmann, J. L. Jones, T. Mikolajick, and U. Schroeder, “Effect of Annealing Ferroelectric HfO₂ Thin Films: In Situ, High Temperature X-Ray Diffraction,” *Advanced Electronic Materials*, vol. 4, 1800091, (2018).
 - (41) M. H. Park, H. J. Kim, Y. J. Kim, T. Moon, and C. S. Hwang, “The effects of crystallographic orientation and strain of thin Hf_{0.5}Zr_{0.5}O₂ film on its ferroelectricity,” *Applied Physics Letters*, vol. 104, 072901, (2014).
 - (42) T. Shiraishi, K. Katayama, T. Yokouchi, T. Shimizu, T. Oikawa, O. Sakata, H. Uchida, Y. Imai, T. Kiguchi, T. J. Konno, and H. Funakubo, “Impact of mechanical stress on ferroelectricity in (Hf_{0.5}Zr_{0.5})O₂ thin films,” *Applied Physics Letters*, vol. 108, 262904, (2016).
 - (43) R. Cao, Y. Wang, S. Zhao, Y. Yang, X. Zhao, W. Wang, X. Zhang, H. Lv, Q. Liu, and M. Liu, “Effects of Capping Electrode on Ferroelectric Properties of Hf_{0.5}Zr_{0.5}O₂ Thin Films,” *IEEE Electron Device Letters*, vol. 39, pp. 1207–1210, (2018).
 - (44) R. Materlik, C. Künneth, and A. Kersch, “The origin of ferroelectricity in Hf_{1-x}Zr_xO₂: A computational investigation and a surface energy model,” *Journal of Applied Physics*, vol. 117, 134109, (2015).
 - (45) E. Yurchuk, J. Müller, S. Knebel, J. Sundqvist, A. P. Graham, T. Melde, U. Schröder, and T. Mikolajick, “Impact of layer thickness on the ferroelectric behaviour of silicon doped hafnium oxide thin films,” *Thin Solid Films*, vol. 533, pp. 88–92, (2013).
 - (46) H. J. Kim, M. H. Park, Y. J. Kim, Y. H. Lee, W. Jeon, T. Gwon, T. Moon, K. D. Kim, and C. S. Hwang, “Grain size engineering for ferroelectric Hf_{0.5}Zr_{0.5}O₂ films by an insertion of Al₂O₃ interlayer,” *Applied Physics Letters*, vol. 105, 192903, (2014).

- (47) S.K. Pandey, A.R. James, R. Raman, S.N. Chatterjee, Anshu Goyal, Chandra Prakash, T.C. Goel, "Structural, ferroelectric and optical properties of PZT thin films," *Physica B: Condensed Matter*, vol. 369, pp. 135-142, (2005).
- (48) J. Aarik, H. Hugo Mändar, Marco Kirm, Lembit Pung, "Optical characterization of HfO₂ thin films grown by atomic layer deposition," *Thin Solid Films*, vol. 466, pp 41-47, (2004).
- (49) D. -S. Kil *et al.*, "Development of New TiN/ZrO₂/Al₂O₃/ZrO₂/TiN Capacitors Extendable to 45nm Generation DRAMs Replacing HfO₂ Based Dielectrics," in *2006 Symposium on VLSI Technology*, pp. 38-39, (2006).
- (50) C. B. Sawyer, and C. H. Tower, "Rochelle Salt as a Dielectric", *Physical Review*, vol. 35, 269, (1930).
- (51) T. Yoshimura, and N. Fujimura, "Polarization Hysteresis Loops of Ferroelectric Gate Capacitors Measured by Sawyer-Tower Circuit", *Japanese Journal of Applied Physics*, vol. 42, 6011, (2003).
- (52) J.K. Sinha, "Modified Sawyer and Tower circuit for the investigation of ferroelectric samples", *Journal of Scientific Instruments*, vol. 42, 696, (1965).
- (53) M. H. Park, Y. H. Lee, H. J. Kim, T. Schenk, W. Lee, K. D. Kim, F. P. G. Fengler, T. Mikolajick, U. Schroeder, and C. S. Hwang, "Surface and grain boundary energy as the key enabler of ferroelectricity in nanoscale hafnia-zirconia: a comparison of model and experiment," *Nanoscale*, vol. 9, pp. 9973–9986, (2017).
- (54) D. Lehninger, R. Olivo, T. Ali, M. Lederer, T. Kämpfe, C. Mart, K. Biedermann, K. Kühnel, L. Roy, M. Kalkani, and K. Seidel, "Back-End-of-Line Compatible Low-Temperature Furnace Anneal for Ferroelectric Hafnium Zirconium Oxide Formation," *physica status solidi (a)*, vol. 217, 1900840, (2020).
- (55) M. Hyuk Park, H. Joon Kim, Y. Jin Kim, W. Lee, T. Moon, and C. Seong Hwang, "Evolution of phases and ferroelectric properties of thin Hf_{0.5}Zr_{0.5}O₂ films according to the thickness and annealing temperature," *Applied Physics Letters*, vol. 102, 242905, (2013).
- (56) J. Muller, T. S. Boscke, U. Schroder, S. Mueller, D. Brauhaus, U. Bottger, L. Frey, and T. Mikolajick, "Ferroelectricity in Simple Binary ZrO₂ and HfO₂," *Nano Letters*, vol. 12, pp. 4318–4323, (2012).
- (57) R. Batra, T. D. Huan, J. L. Jones, G. Rossetti Jr., and R. Ramprasad, "Factors Favoring Ferroelectricity in Hafnia: A First-Principles Computational Study," *Journal of Physical Chemistry C*, vol. 121, pp. 4139-4145, (2017).

- (58) M. H. Park, H. J. Kim, Y. J. Kim, W. Jeon, T. Moon, and C. S. Hwang, "Ferroelectric properties and switching endurance of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films on TiN bottom and TiN or RuO_2 top electrodes," *physica status solidi (RRL) - Rapid Research Letters*, vol. 8, pp. 532–535, (2014).
- (59) W. Hamouda, A. Pancotti, C. Lubin, L. Tortech, C. Richter, T. Mikolajick, U. Schroeder, and N. Barrett, "Physical chemistry of the TiN/ $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ interface," *Journal of Applied Physics*, vol. 127, 064105, (2020).
- (60) H.-Y. Chen and F.-H. Lu, "Oxidation behavior of titanium nitride films," *Journal of Vacuum Science & Technology A: Vacuum, Surfaces, and Films*, vol. 23, pp. 1006–1009, (2005).
- (61) T. Mittmann, F. P. Fengler, C. Richter, M. H. Park, T. Mikolajick, and U. Schroeder, "Optimizing process conditions for improved $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ ferroelectric capacitor performance," *Microelectronic Engineering*, vol. 178, pp. 48–51, (2017).
- (62) T. Schenk, M. Hoffmann, J. Ocker, M. Pešić, T. Mikolajick, and U. Schroeder, "Complex internal bias fields in ferroelectric hafnium oxide," *ACS Applied Materials and Interfaces*, vol. 7, pp. 20 224–20 233, (2015).
- (63) A. K. Tagantsev, I. Stolichnov, E. L. Colla, and N. Setter, "Polarization fatigue in ferroelectric films: Basic experimental findings, phenomenological scenarios, and microscopic features," *Journal of Applied Physics*, vol. 90, pp. 1387–1402, (2001).
- (64) M. Pešić, F. P. G. Fengler, L. Larcher, A. Padovani, T. Schenk, E. D. Grimley, X. Sang, J. M. LeBeau, S. Slesazeck, U. Schroeder, and T. Mikolajick, "Physical Mechanisms behind the Field-Cycling Behavior of HfO_2 -Based Ferroelectric Capacitors," *Advanced Functional Materials*, vol. 26, pp. 4601–4612, (2016).
- (65) X. J. Lou, "Polarization fatigue in ferroelectric thin films and related materials," *Journal of Applied Physics*, vol. 105, 024101, (2009).
- (66) Y. A. Genenko, J. Glaum, M. J. Hoffmann, and K. Albe, "Mechanisms of aging and fatigue in ferroelectrics," *Materials Science and Engineering: B*, vol. 192, pp. 52–82, (2015).
- (67) F. P. G. Fengler, M. Hoffmann, S. Slesazeck, T. Mikolajick, and U. Schroeder, "On the relationship between field cycling and imprint in ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$," *Journal of Applied Physics*, vol. 123, 204101, (2018).
- (68) Y. Goh, S. H. Cho, S.-H. K. Park, and S. Jeon, "Oxygen vacancy control as a strategy to achieve highly reliable hafnia ferroelectrics using oxide electrode," *Nanoscale*, vol. 12, no. 16, pp. 9024–9031, (2020).

- (69) F. P. G. Fengler, M. Pešić, S. Starschich, T. Schneller, C. Künneth, U. Böttger, H. Mulaosmanovic, T. Schenk, M. H. Park, R. Nigon, P. Muralt, T. Mikolajick, and U. Schroeder, "Domain Pinning: Comparison of Hafnia and PZT Based Ferroelectrics," *Advanced Electronic Materials*, vol. 3, 1600505, (2017).
- (70) D. Zhou, J. Xu, Q. Li, Y. Guan, F. Cao, X. Dong, J. Müller, T. Schenk, and U. Schröder, "Wake-up effects in Si-doped hafnium oxide ferroelectric thin films," *Applied Physics Letters*, vol. 103, 192904, (2013).
- (71) N. Gong, X. Sun, H. Jiang, K. S. Chang-Liao, Q. Xia, and T. P. Ma, "Nucleation limited switching (NLS) model for HfO_2 -based metal-ferroelectric-metal (MFM) capacitors: Switching kinetics and retention characteristics," *Applied Physics Letters*, vol. 112, 262903, (2018).
- (72) M. H. Park, H. J. Kim, Y. J. Kim, Y. H. Lee, T. Moon, K. D. Kim, S. D. Hyun, and C. S. Hwang, "Study on the size effect in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films thinner than 8 nm before and after wake-up field cycling," *Applied Physics Letters*, vol. 107, 192907, (2015).
- (73) H. J. Kim, M. H. Park, Y. J. Kim, Y. H. Lee, T. Moon, K. D. Kim, S. D. Hyun, and C. S. Hwang, "A study on the wake-up effect of ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films by pulse-switching measurement," *Nanoscale*, vol. 8, pp. 1383–1389, (2016).
- (74) T. Y. Lee, K. Lee, H. H. Lim, M. S. Song, S. M. Yang, H. K. Yoo, D. I. Suh, Z. Zhu, A. Yoon, M. R. MacDonald, X. Lei, H. Y. Jeong, D. Lee, K. Park, J. Park, and S. C. Chae, "Ferroelectric Polarization-Switching Dynamics and Wake-Up Effect in Si-Doped HfO_2 ," *ACS Applied Materials & Interfaces*, vol. 11, pp. 3142–3149, (2019).
- (75) T. Schenk, U. Schroeder, M. Pešić, M. Popovici, Y. V. Pershin, and T. Mikolajick, "Electric Field Cycling Behavior of Ferroelectric Hafnium Oxide," *ACS Applied Materials & Interfaces*, vol. 6, pp. 19 744–19 751, (2014).
- (76) S. Starschich, S. Menzel, and U. Böttger, "Evidence for oxygen vacancies movement during wake-up in ferroelectric hafnium oxide," *Applied Physics Letters*, vol. 108, 032903, (2016).
- (77) T. Nakamura, Y. Nakao, A. Kamisawa, and H. Takasu, "Preparation of $\text{Pb}(\text{Zr}, \text{Ti})\text{O}_3$ Thin Films on Ir and IrO_2 Electrodes" *Japanese Journal of Applied Physics*, vol. 33, 5207, (1994).
- (78) T. Nakamura, Y. Nakao, A. Kamisawa, and H. Takasu, "Preparation of $\text{Pb}(\text{Zr}, \text{Ti}) \text{O}_3$ Thin Films on electrodes including IrO_2 " *Applied Physics Letters*, vol 65, 1522, (1994).
- (79) K. K.- Abdelghafar, H. Miki, F. Y. F. Yano, and Y. F. Y. Fujisaki, " $\text{IrO}_2/\text{Pb}(\text{Zr}_x\text{Ti}_{1-x})\text{O}_3$ (PZT)/Pt Ferroelectric Thin-Film capacitors resistant to Hydrogen-Annealing Damage," *Japanese Journal of Applied Physics*, vol. 36, L1032, (1997).

- (80) K. -G. Lim, K. -H. Chew, D. Y. Wang, L. -H. Ong, and M. Iwata, “Charge compensation phenomena for polarization discontinuities in ferroelectric superlattices,” *Europhysics Letters*, vol. 108, 67011, (2015).
- (81) M. B. Okatan, J. V. Mantese, and S. P. Alpay, “Polarization coupling in ferroelectric multilayers,” *Physical Review B*, vol. 79, 174113, (2009).
- (82) H. W. Park, S. D. Hyun, I. S. Lee, S. H. Lee, Y. B. Lee, M. Oh, B. Y. Kim, S. G. Ryoo, and C. S. Hwang, “Polarizing and depolarizing charge injection through a thin dielectric layer in ferroelectric-dielectric bilayer,” *Nanoscale*, vol. 13, pp. 2556-2572, (2021).
- (83) A. Chouprik, M. Spiridonov, S. Zarubin, R. Kirtaev, V. Mikheev, Y. Lebedinskii, S. Zakharchenko, and D. Negrov, “Wake-Up in a $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Film: A Cycle by-Cycle Emergence of the Remnant Polarization via the Domain Depinning and the Vanishing of the Anomalous Polarization Switching,” *ACS Applied Electronic Materials*, vol. 1, pp. 275–287, (2019).
- (84) M. H. Park, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, Y. H. Lee, S. D. Hyun, and C. S. Hwang, “Study on the internal field and conduction mechanism of atomic layer deposited ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films,” *Journal of Materials Chemistry C*, vol. 3, pp. 6291–6300, (2015).
- (85) Y. Wang, M. K. Niranjana, K. Janicka, J. P. Velez, M. Ye. Zhuravlev, S. S. Jaswal and E. Y. Tsybal, “Ferroelectric dead layer driven by a polar interface,” *Physical Review B*, vol. 82, 094114, (2010).
- (86) M. Cavalieri, “Exploring ferroelectricity in HfO_2 -based thin films by tackling application relevant challenges”, Lausanne, EPFL, (2021).

CHAPTER 2

EXPERIMENTAL METHODS

2.1 Deposition Techniques and annealing tools

2.1.1 Atomic Layer Deposition (ALD)

ALD is a thin film deposition technique and is very popular in the semiconductor industry because of its precise thickness control, conformality and uniformity¹. ALD enables the deposition of a wide variety of oxides, nitrides and even some metals with high conformality, even on high aspect ratio trenches due to its surface limited chemical reaction².




Figure 2.1: A schematic diagram of the surface reactions in one cycle of ALD deposition using TDMA-Hf and H_2O as the metal precursor and oxidant respectively.

To deposit a metal oxide using ALD, a minimum of two precursors are required: a metal precursor and an oxidant. Metal halogen (like HfCl_4) and metal organic (like TDMA-Hf) precursors are commonly used because of their self-limiting non-reactivity with themselves. Typical oxidants used are O_3 and H_2O , but oxygen plasma is also used in plasma enhanced ALD depositions, but in this work only thermal ALD of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films will be discussed. The deposition chamber is heated up (250°C for HfO_2 deposition using TDMA-Hf) to ensure self-limiting saturated deposition takes place within the ALD window of the precursor. One full ALD cycle for HfO_2 deposition involves 4 steps as shown in Figure 2.1.

- (i) 1st precursor (TDMA-Hf) pulse : In this step TDMA-Hf is pulsed into the chamber. Since the vapor pressure of the precursor very low at room temperature, the precursor must be heated (65°C) to ensure the proper delivery of the precursor gas to the reaction chamber. The TDMA-Hf vapors are delivered using an inert Argon carrier gas. Once the TDMA-Hf vapors enter the chamber, a surface reaction with the existing -OH bonds (surface active sites) takes place to form Hf-O bonds, and the reaction stops once reaction has occurred on all the -OH bonds on the surface.
- (ii) 1st inert gas purge: In this step, the by-products of the surface chemical reaction and the remaining TDMA-Hf precursor in the chamber are flushed out by purging the chamber with the Ar inert gas to avoid any gas phase chemical vapor deposition (CVD) on the surface.
- (iii) 2nd precursor pulse (H_2O) pulse : H_2O molecules are pulsed into the chamber and these molecules react with the TDMA-Hf molecules chemisorbed on the surface. This reaction occurs until the reaction happens on all the chemisorbed TDMA-Hf surfaces to form HfO_2 .

(iv) 2nd inert gas purge: Similar to step 2, both the by-products of the chemical reaction and the residual H₂O molecules are completely purged out of the chamber by using inert gas to avoid any contaminants or CVD type reactions.

Similar to the above technique, Hf_{0.5}Zr_{0.5}O₂ (HZO) is deposited using a super cycle of TDMA-Hf, purge, oxidant pulse, purge, TDMA-Zr pulse, purge, oxidant pulse and purging steps for multiple cycles. These steps can be repeated continuously until the desired thickness is achieved. In this work, high purity, high concentration O₃ generated (400 g/m³) using a TMEIC ozone generator is used as the oxidant because it has a much higher reactivity compared to H₂O. The growth per cycle (GPC) for the super cycle of HZO is ~0.2nm. Hence the deposition of 10 nm of HZO needs 50 supercycles. To ensure proper ALD reaction, TDMA-Hf/TDMA-Zr pulse time of 0.2 seconds, purge time 20 seconds and a O₃ pulse time of 0.03s and purge time of 10 seconds was used in this study.(the ALD valve tool specification says the shortest possible open/close time is 0.03s, but practically the communication delay between the controller and the ALD valve can result in the pulse time being a little longer). The deposition temperature was set to 250 °C to ensure minimized carbon contamination from the TDMA-Hf precursor and to make sure the ALD reaction is within the ALD window for the precursor reaction on the surface. Figure 2.2 shows the photograph of the Cambridge Nano-Tech system (CNT) used to deposition Hf_{0.5}Zr_{0.5}O₂ thin films.




Figure 2.2: A photograph of the ALD cross-flow reactor chamber (Cambridge Nano Tech Savannah S100) with 4 precursor manifolds which can accommodate a 4" (100mm) wafer.

Although the ALD process has various advantages, its limitation is that it is very time-consuming deposition process.

2.1.2 RF Magnetron Sputtering

Unlike the ALD process in which the deposition is due to a chemical reaction, sputtering is a physical vapor deposition (PVD) process. In sputtering, the target material to be deposited is bombarded with energetic ions of a gas (Argon in this study). These energetic ions are a consequence of the plasma on the target surface. The forceful collision of the energetic Ar^+ gas with the target material ejects the target material into the chamber leading to film deposition.³



Figure 2.3: AJA 1500V sputtering tool common user facility in the UTD cleanroom with 4 installable targets at one time.

Figure 2.3 shows the AJA 1500V sputtering tool used in this study which is housed at the Cleanroom Laboratory (CRL). Traditional DC sputtering is commonly employed to deposit pure metals (Like Au, Pt etc.). However, for depositing materials that are not as conductive as pure metals, radio frequency (RF) sputtering is a commonly employed technique, as it prevents charge build up in the target materials. RF sputtering involves an alternating potential (usually at a frequency of 13.56MHz) between the cathode (target material) and the anode (substrate) to prevent a charge build up in the film which can over-time lead to plasma-arcing, which spews out droplets of metal causing film uniformity, thickness, and quality issues.³⁻⁴

To initiate a plasma, a high voltage is applied between the target and the substrate with the chamber at a higher base pressure compared to the working pressure (a greater number of gas molecules is needed to ignite the plasma). The electrons present in the gas are accelerated due to the applied voltage and cause collisions between the gas molecules, thereby knocking off

electrons from the sputtering gas atoms (Ar gas becomes Ar^+ ions). These Ar^+ ions are accelerated towards the cathode (target material) leading to sputter deposition of the film. Using magnets under the target surface confines the electrons in the plasma at or near the surface leading to a higher density plasma and increased deposition rates (called magnetron sputtering).

Introducing a reactive gas (such as oxygen or nitrogen) in the chamber in the sputtering environment can permit deposition of oxide or nitride films. By using reactive sputtering, stoichiometry control can be achieved in the deposited film. In this work, the sputtering process was used to deposit the metal electrode and most of the work done was using titanium nitride (TiN) as the electrode. By introducing nitrogen gas in the sputtering chamber and using a titanium target, TiN deposition can be achieved. During reactive sputtering, it is critical to control the partial pressure of the reactive gas introduced in the chamber. Increasing the reactive gas flow rate will transition the outermost surface of the metal target from a metal to a “poisoned” state (surface oxidation/nitridation).⁵⁻⁶ The poisoned state can lead to plasma stability issues and plasma arcing, leading to reduced quality of the deposited film. If the surface is pure metal (very low gas flow rate), then the result will be the deposition of a sub-stoichiometric film. Hence, proper control of the reactive gas flow rate and chamber pressure is critical to ensure that the target surface is kept in a transition state between metallic and poisoned state for the deposition of a stoichiometric film.

Additionally, for the deposition of TiN which is conductive, it is crucial that the oxygen partial pressure in the chamber remain as low as possible (to prevent the deposition of TiO_xN_y). Hence, before every sputtering of TiN, the empty chamber is sputtered with titanium to getter all

the oxygen present in the chamber. This process is repeated until the base pressure of the sputtering chamber is below 10^{-7} Torres.

2.1.3 Rapid Thermal Annealing (RTA) System

RTA systems are based on lamp-based radiation heating and these systems are very useful in short duration fast annealing processes at high temperatures (up to 1000°C).




Figure 2.4: The MPTC RTP-600xp Rapid thermal processing system, can anneal up to 1000°C. The temperature calibration using a thermocouple wafer shows a $\sim 20^\circ\text{C}$ higher temperature compared to the setpoint with $\sim 5^\circ\text{C}$ variation across the 100mm wafer.

Figure 2.4 shows the photograph of the RTA system and the actual temperature vs set point between 350°C and 450°C . Standard RTA systems have a process chamber, gas inlet valves, heating lamps, an exhaust and a PID controller to control the temperature with temperature sensors. The annealing process performed in this work is usually on a structure with HZO and TiN layers.

RTA is very useful as TiN is very sensitive to O₂ and H₂O even in the ppm levels.⁷ Using a furnace at atmospheric pressure (even at vacuum) for longer times can lead to oxidation of the TiN, making the electrodes insulating in nature. Using the RTA can control the annealing time to less than a minute, with high ramping and cooling rates up to a 100°C/sec to reduce the entire duration of the annealing process. Since the chamber is also equipped with N₂ gas, annealing the TiN films in N₂ ambient can significantly reduce the oxidation of the TiN films.

The problem with the RTA system however is the temperature controllability and uniformity across the wafer. Higher temperature (>600°C) annealing processes can lead to >10°C non-uniformity across the 100mm wafer.

2.2 Materials characterization tools

2.2.1 Grazing Incidence X-Ray Diffraction (GI-XRD)

X-ray diffraction (XRD) is the most effective tool to determine the long-range crystallographic orientation of materials at atomic resolution. Since the spacing of atoms in a lattice is higher than the wavelength of X-rays (Cu-K α wavelength is 1.54Å), X-rays can be used to probe the interatomic spacing in the lattice, and based on the spacing of the material, information about the chemical composition and crystallographic nature (single crystal, polycrystal or amorphous) of the species can be obtained. Based on Bragg's law, $n\lambda = 2d\sin\theta$, (where n is an integer, λ is the wavelength of the incident X-ray, d is the interatomic spacing, θ is the incident X-ray angle), when X-ray beam is incident on the material, constructive or destructive interference occurs due to the d -spacing of the planes and the structure factor of the material so that diffracted beams are obtained at different detector angles.⁸



Figure 2.5: An image of the Rigaku smart lab XRD system.

However, the penetration depth of X-ray is strongly dependent on the incident angle and moving the source to higher angles can lead to deeper penetration of the X-rays, and loss of information from the surface. Grazing Incidence XRD is commonly employed to measure thin films of <100 nm in thickness, where the incidence angle is kept fixed, and the detector is moved to collect diffraction information at different angles. Since the HZO film of interest is <20 nm in thickness, an incident angle of 0.2° is required to minimize the effect from the substrate but smaller incident angle lead to lower detector signal. Hence, an optimized incidence angle of 0.5° was used to detect the ordering in the near surface. The TiN top electrode is chemically removed using an etchant called SC1 (which contains NH_4OH and H_2O_2 in 1:1 ratio) and the crystallinity

of underlying HZO layer was studied using GI-XRD. Figure 2.5 shows a photograph of the Rigaku smart lab XRD system used for this study.

2.2.2 Transmission electron microscopy (TEM)

The TEM is a very powerful tool for the characterization of nanomaterials because of its high-resolution imaging and chemical analysis capabilities.




Figure 2.6: (a) an image of the JEOL-2100F transmission electron microscope with a resolution of $1.9\text{\AA}$ and (b) an image of the FEI-focused ion beam/Scanning electron microscope tool used for TEM sample preparation.

High resolution imaging can be done using TEM using atomic resolution of ~0.2nm by using a very high energy (200kV) electron beam and aberration corrected electromagnetic lens.^{9,10} According to de Broglie's relation,

$$\lambda = h/(2mqV)^{1/2}$$

where m and q are the mass and charge of the electron, h is planks constant and V is the accelerating voltage. Using a 200kV electron beam, the wavelength is 0.00251 nm corresponding to a spatial resolution of ~0.2 nm.

In TEM, the high energy electron beam is transmitted through a sample with electron transparent thickness (for inorganic oxide materials, the thickness should be <100 nm). In addition to a high-resolution measurement of thickness, the d-spacing of crystalline films can be physically observed since the resolution of the TEM is ~0.2 nm (which is lower than the d-spacing of lattices). In addition to this, because of the nature of electron interaction with materials (energy loss and X-ray generation), chemical analysis can also be done using TEM such as electron energy loss spectroscopy (EELS) and energy dispersive X-ray spectroscopy (EDS).

In this dissertation, HR-TEM is used mainly to observe structural and atomic resolution lattice imaging, as well as thickness measurements. Cross-sectional TEM samples with less than 100 nm thickness are prepared using the FEI-focused ion beam (FIB) lift-out technique. A protective platinum layer is deposited on top of the sample to prevent FIB damage and the captured images from the TEM are analyzed using the Gatan GMS 3 software.

2.2.3 Thin film stress measurement

Based on the change in curvature of the wafer before and after thin film deposition, the stress developed in the film can be calculated using Stoney's equation.¹¹

$$\sigma_f = \left(\frac{Y}{1-\nu} \right) \frac{t_s^2}{6rt_f}$$

where, σ_f is the stress generated in the deposited thin film, t_s is the thickness of substrate, t_f is the thickness of the deposited film, r is the radius of curvature change in the wafer after the thin film deposition, Y is the young's modulus of elasticity of the substrate and ν is Poisson's ratio.




Figure 2.7: The toho FLX-2320 thin film stress measurement tool. The tool is equipped with a heater that has heating capability up to 500°C.

Figure 2.7 shows the photograph of the toho thin film stress measurement tool housed at the CRL laboratory used in this study. Laser light of wavelength of 680 nm is used to measure the amount of deflection change based on thin film deposition. Based on the change in curvature, the type and amount of stress generated in the wafer can be determined (concave change in curvature

means a tensile stress is present in the film and convex change in curvature means a compressive stress is present in the film). The key requirements for calculation of stress from Stoney's equation are:

- (i) Blank wafers must be used, and the thin film should be deposited on the entire blank wafer (patterned wafer cannot be used).
- (ii) The thickness of substrate must be very large compared to the thickness of film.
- (iii) The wafer or film must be reflective to allow the laser to bounce back from the surface. Rough surfaces can lead to scattering and affect the measurement.

Additionally, the toho FLX-2320 thin film stress measurement tool also has a heating capability up to 500°C, and hence the stress evolution in the wafer can be studied based on temperature.

2.3 Device Fabrication

2.3.1 Metal-ferroelectric-metal (MFM) capacitor fabrication

The schematic of the MFM capacitor fabrication using TiN electrodes is shown in Figure 2.8. Thermally grown 300 nm SiO₂ (grown using wet oxidation) was used as a substrate to prevent parasitic resistance and capacitance components from the p-type silicon substrate and to isolate the MFM capacitor from the semiconducting substrate. A 90 nm thick TiN bottom electrode (BE) is deposited using room temperature RF magnetron sputtering. In most cases of the MFM fabrication process (unless mentioned otherwise), the fabrication process up to this step is the same. On top of 90 nm TiN BE, HZO was deposited using Tetrakis-dimethylamido-hafnium (Hf[N(CH₃)₂]₄, TDMA-Hf), tetrakis-dimethylamido-zirconium (Zr[N(CH₃)₂]₄, TDMA-

Zr), and O_3 as the Hf-precursor, Zr-precursor, and oxygen source, respectively. The thickness of the HZO layer for the standard device was $\sim 10\text{nm}$ and the variation in ferroelectric properties based on HZO thickness was also studied in this work. High concentration O_3 (400 g/m^3) used in this work was formed by an O_3 generator (OP-250H, Toshiba-Mitsubishi-Electric Industrial Systems Corporation (TMEIC)). The wafer temperature was set to $250\text{ }^\circ\text{C}$ during HZO deposition and the growth per super cycle of HfO_2 and ZrO_2 was $\sim 0.2\text{ nm/super cycle}$. After the deposition of HZO, a 90 nm TiN top electrode (TE) was again deposited on top of the HZO layer using room temperature RF magnetron sputtering to form MFM capacitor stack. Two types of crystallization annealing processes were performed to study the role of the TiN top electrode; (i) Post deposition annealing (PDA), and (ii) Post metallization anneal (PMA). The PDA process was performed using the rapid thermal annealing (RTA) system immediately after HZO deposition and the PMA process was performed using RTA annealing after the TiN top electrode deposition. The RTA process was done between $300\text{-}500\text{ }^\circ\text{C}$ in N_2 ambient. An E-beam evaporator was used to deposit Pd/Au ($10\text{nm}/200\text{nm}$) as a hard mask for a conventional lithography process. Wet-etching using SC1 etchant ($NH_4OH:H_2O_2$ in the ratio 1:1) was done to remove excess TiN and isolated capacitor structures with the global bottom electrode, as shown in Figure 2.8. Wet etching of the TE leads to the formation of undercut and hence the real area of the capacitor structures should be calculated.




Figure 2.8: Process flow chart for the fabrication of MFM ferroelectric capacitors.

2.3.2 Metal- ferroelectric-insulator-semiconductor (MFIS) capacitor fabrication

The schematic of the MFIS capacitor fabrication is shown in Figure 2.9. p-type or n-degenerate silicon substrates were used as the semiconductor. The surface of the silicon wafer is cleaned using RCA cleaning procedure (mentioned in detail in chapter 5). Two types of processes including the HF last and the SC1 last process (forming 1 nm chemical oxide on the silicon surface) were used. The HZO was deposited using TDMA-Hf, TDMA-Zr and O₃ as the Hf-precursor, Zr-precursor, and oxygen source, respectively. The thickness of the HZO layer was studied scaling down to 2nm and the variation in ferroelectric properties based on HZO thickness was studied in this work.




Figure 2.9: Process flow chart for the fabrication of MFIS ferroelectric capacitors.

The other steps, including 90 nm top electrode deposition, RTA process (300-600 °C in N₂ ambient), photolithography, hard mask deposition and etching are like the fabrication process of MFM capacitors. Aluminum is deposited on the back side of the silicon substrate so as to use the substrate to apply electrical bias/ground.

2.4 Electrical Characterization

2.4.1 Calculation of real capacitor area

After the wet etching process of the 90 nm TiN to form the capacitor structures, the formation of an undercut is unavoidable as shown in Figure 2.10. Hence, for accurate

measurement of ferroelectric properties in the capacitor structures, the real area must be calculated.




Figure 2.10: (a) optical microscopy image showing the formation of undercut (b) real area calculation to find the amount of over-etching.

The capacitance across a parallel plate capacitor filled with a dielectric material is given by,

$$C = \frac{\epsilon_0 \epsilon_r A}{d}$$

$$A = \pi r^2 \text{ (for a circular capacitor)}$$

where ϵ_0 is the relative permittivity in vacuum, ϵ_r is the relative permittivity in free space for the dielectric material used, A is the area of the capacitor metal pads (circular pads are used in this study) and d is the thickness of dielectric.

From this,

$$C = \pi(\text{real diameter} - \text{undercut})^2 \varepsilon_0 \varepsilon_r / 4 \cdot d$$

$$\text{device diameter} - \text{undercut} \propto \sqrt{C}$$

by plotting and linear extrapolation of $\sqrt{\text{Capacitance}}$ vs. device diameter obtained for three different device sizes as shown in figure 2.10 (the capacitance can be measured by small signal CV or large signal pulse measurements), the value of the real capacitor area (undercut value) can be found from the intercept of the plot.

2.4.2 Pulse measurements for the ferroelectric characterization

In this dissertation, the dynamic ferroelectric properties were analyzed using pulsed I-V measurements using a Keithley 4200 SCS semiconductor parameter analyzer and a pulse generator/oscilloscope setup. The pulse generator/ oscilloscope setup will be explained in detail in CHAPTER 4. The Keithley 4200 SCS has a model-4255 pulse measurement unit (PMU) module with two 4255- remote amplifier/switch RPMs. The RPM modules are designed to be located close (<30cm) to the device under test (DUT), minimizing cabling effects to provide improved high-speed measurements. Two of the most used program modules for the measurement of ferroelectric properties are shown in Figure 2.11.




Figure 2.11: (a) FeRAM hysteresis waveform module, and (b) positive-up-negative-down (PUND) module of the Keithley 4200 SCS pulse measurement unit.

2.5 References

- (1) Steven, M. G. “Atomic Layer Deposition: An Overview”, *Chem. Rev.* vol. 110, pp. 111–131, (2010).
- (2) Miikkulainen, V.; Leskelä, M.; Ritala, M.; Puurunen, R. L. “Crystallinity of Inorganic Films Grown by Atomic Layer Deposition: Overview and General Trends”, *J. Appl. Phys.* vol. 113, 021301, (2013).
- (3) Harrison, D. E Jr. “Theory of Sputtering Process”, *Phys. Rev.* vol. 102, 1473, (1956).
- (4) Window, B. “Issues in magnetron sputtering of hard coatings”, *Surface and Coatings Technology*, vol. 81, no. 1, pp. 92-98, (1996).
- (5) Sproul, W. D. Christie, D. J. Carter. “D. C. Control of reactive sputtering process”, *Thin Solid Films*, vol. 491, pp. 1-17, (2005).
- (6) Nadel, S. J. Greene, P. “Strategies for high rate reactive sputtering”, *Thin Solid Films*, vol. 392, pp 178-183, (2001).
- (7) Wang, J. M. Liu, W. G. Mei. T. “The effect of thermal treatment on the electrical properties of titanium nitride thin films by filtered arc plasma method”, *Ceramics International*, vol. 30, pp. 1921-1924, (2004).
- (8) Cullity, D. B. Elements of X-ray Diffraction, *Third Edition*. Prentice-Hall, (2001).
- (9) Reimer, L. Kohl, H. Transmission Electron Microscopy: Physics of Image Formation, *Fifth Edition*, Springer, (2007).
- (10) Carter, C. B. Williams, D. B. Transmission Electron Microscopy: Diffraction, Imaging, and Spectrometry, *Fifth Edition*, Springer, (2007).
- (11) Zhang, Y. Zhao. Y.-P. “Applicability range of Stoney’s formula and modified formulas for a film/substrate bilayer”, *Journal of Applied Physics*, vol. 99, 053513, (2006).

CHAPTER 3

REALIZATION OF LOW VOLTAGE OPERATION FERROELECTRIC METAL- FERROELECTRIC -METAL CAPACITORS AT LOW PROCESSING TEMPERATURES (400°C)

3.1 Preface

The discovery of ferroelectricity in $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ (HZO)^{1,2} thin films has paved the way to realize integration of ferroelectrics in current technology nodes and trench structures. However, in most cases, the crystallized HZO films have a small fraction of the equilibrium non-ferroelectric monoclinic (-M) phase that crystallizes along with the ferroelectric orthorhombic phase.³⁻⁵ Careful systematic study is required to understand the parameters responsible for the complete stabilization of this meta-stable ferroelectric phase for scaled ferroelectric films to realize low-voltage operation.

CHAPTER 3 will primarily focus on the role of the TiN electrode as a stressor during the crystallization process of HZO and the effects of scaling HZO to 5 nm in metal-ferroelectric-metal (MFM) structures to enable low voltage ferroelectric operation. I would like to acknowledge Dr. Sijoon Kim, Dr. Jae-Gil Lee and Dushyant Narayanan for development of ferroelectric fabrication process and pulse measurement setup at UTD. This chapter includes some contents from three previously published work and some unpublished work. The three manuscripts are entitled (i) “*Effect of film thickness on the ferroelectric and dielectric properties of low-temperature (400°C) $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films*” in *Applied physics Letters*, adapted from Ref [6], Copyright (2018) AIP publishing. The authors are Si Joon Kim, Jaidah Mohan, Jaebeom Lee, Joy S Lee, Antonio T Lucero, Chadwin D Young, Luigi Colombo, Scott R Summerfelt, Tamer

San and Jiyoung Kim. (ii) “*Large ferroelectric polarization of TiN/Hf_{0.5}Zr_{0.5}O₂/TiN capacitors due to stress induced crystallization at low thermal budget*” in *Applied physics Letters*, adapted from Ref [9], Copyright (2017) AIP publishing. The authors are Si Joon Kim, Dushyant Narayan, Jae-Gil Lee, Jaidah Mohan, Joy. S. Lee, Jaebeom Lee, Harrison S. Kim, Young-Chul Byun, Antonio T. Lucero, Chadwin D Young, Luigi Colombo, Scott R Summerfelt, Tamer San and Jiyoung Kim. (iii) “*A comprehensive study on the effect of TiN top and bottom electrodes on atomic layer deposited ferroelectric Hf_{0.5}Zr_{0.5}O₂ thin films*” in *Materials*, adapted from Ref [8], Copyright (2020) MDPI publishing. The authors are Si Joon Kim, Jaidah Mohan, Harrison Sejoon Kim, Su Min Hwang, Namhun Kim, Yong Chan Jung, Akshay Sahota, Kihyun Kim, Hyung-Yong Yu, Pil-Ryung Cha, Chadwin D Young, Rino Choi, Jinho Ahn, and Jiyoung Kim.

In work discussed in this chapter, my contribution was to assist in designing experiments, performing the experiments, analyzing data, and participating in the discussions during the preparation of the above manuscripts. Dr. Su Min Hwang performed the X-ray photoelectron spectroscopy measurements and Dr. Harrison Sejoon Kim assisted with some of the X-ray diffraction measurements presented in this chapter.

Texas Instruments Incorporated funded this work.

3.2 Introduction

In recent years, ferroelectricity in HfO₂ thin films has been extensively studied for various applications including non-volatile memory and high-k DRAM structures. As already explained in the introduction section (CHAPTER 1), ferroelectric (FE) HfO₂ offers superior scaling and integration feasibility compared to traditional ferroelectrics like PZT and SBT.⁹⁻¹² The FE behavior for doped HfO₂ thin films is believed to originate from a non-centrosymmetric

orthorhombic phase and various theoretical investigations have shown that this phase in HfO_2 thin films can be stabilized in the presence of huge tensile strain (around 3-5 GPa)¹³. Essentially, several dopants like Si, Gd, Y, Sr, and La¹⁴⁻¹⁶ have been studied for forming the ferroelectric phase in HfO_2 thin films, and most of the dopants require careful control of concentration and a higher thermal budget for the crystallization of the ferroelectric phase (>650°C). However, Zr doped HfO_2 i.e., $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$, offers good ferroelectric properties without precise composition control, and HZO can be deposited easily using ALD processes.¹⁷⁻¹⁹ Additionally, ZrO_2 has a very low crystallization temperature compared to HfO_2 , and alloying HfO_2 films with ZrO_2 (HZO) is shown to reduce the crystallization temperature to 400 or 450 °C.^{1,19} This low-temperature processing could be of merit, particularly in the integration of ferroelectric materials in the back end of line (BEOL) processes. In most of the reports, the deposition of the TiN top electrode is done using an ALD or CVD process (at 400 – 500 °C) which also results in the crystallization of the HZO films. In these cases, ~20 to 60% of the crystallized HZO has the monoclinic phase (which is non-ferroelectric).³⁻⁵ Hence, the factors responsible for the crystallization of pure ferroelectric -O phase must be thoroughly studied. To systematically isolate the role of the crystallization annealing step from the role of the TiN electrode capping layer effect, a room temperature sputtering process for TiN deposition was used in this work (instead of a high-temperature processes). The HZO MFM capacitors were then studied up to the scalability thickness limit to understand the thin film crystallization process and low voltage operation capability.

3.3 Effect of post-deposition annealing of 10nm HZO thin films

3.3.1 Experimental Procedures

On 100 mm p-type Si wafers with 300 nm thermally grown SiO₂, 90 nm TiN bottom electrode was deposited using room temperature radio frequency (RF) sputtering with an Ar:N₂ ratio of 20:1 using a power of 250 W. On top of this 10 nm thick HZO was deposited using TDMA-Hf, TDMA-Zr and O₃ as the Hf precursor, Zr precursor and oxidant respectively. The deposition temperature of HZO was 250°C, and the growth rate of HZO was ~0.2 nm/supercycle. Immediately after deposition of HZO, a post-deposition anneal (PDA) process was performed at different annealing temperatures (between 300°C - 700°C). After the PDA process, a 90 nm TiN top electrode was deposited using room temperature RF sputtering. A photolithographic/wet etching process, as described in chapter 2 (section 2.3.1) was used to isolate the capacitor top electrodes.

3.3.2 Results and Discussions

Figure 3.1 shows the polarization-electric field (P-E) hysteresis characteristics of 10 nm HZO MFM capacitors performed at 10 kHz after the PDA annealing process was performed between 300 to 500 °C. The as-deposited films (no annealing process) and the 300 °C PDA annealed samples show pure dielectric response (linear polarization-voltage characteristics). In comparison, the samples annealed to temperatures between 400 °C and 500 °C show small ferroelectric behavior of ~3 $\mu\text{C}/\text{cm}^2$ even when the annealing process was performed before the TiN capping TE layer was deposited. All the measurements were performed after wakeup field cycling of 10⁵ cycles at 2.5 MV/cm. The reduced P_r of the initial device and improved properties

during the initial wakeup cycles is a little analogous to silicon devices' “burn-in” failure, and the term “wakeup” is more often used by the ferroelectric community.³⁵ During wakeup field cycling, redistribution of defects and oxygen vacancies occurs, leading to un-pinning of some ferroelectric domains, causing more significant ferroelectric polarization.




Figure 3.1: Effect of post-deposition annealing (300-500°C) on the ferroelectric properties of 10 nm HZO MFM capacitors.

The resulting crystal structure of the HZO films annealed before TiN TE deposition was measured using grazing-incidence X-ray diffraction (GI-XRD) in the 2θ range between 26° - 40° with an incident angle of 0.5° . Because of structural similarity between the ferroelectric -o phase and the -t phase in HZO films, the peaks centered at 30.5° and 35.5° are assigned to the -o phase

of HZO films. The peaks centered at 28.5° and 31.5° correspond to the diffraction from the -m phase of HZO films. Table 3.1 summarizes the various diffraction peaks between 26° - 40° , their (h k l) values and corresponding d- spacing.

Table 3.1: A table showing the various d-spacings between 2θ range of 26° to 40° adapted from Ref[5].

GIXRD	■	●	▲	▼	▼
θ ($^\circ$)	~ 28.5	~ 30.5	~ 31.5	~ 35.5	~ 36.5
Phase	m-phase	o-phase	m-phase	o-phase	TiN
	(-1 1 1)	(1 1 1)	(1 1 1)	(2 0 0)	(1 1 1)
d ($\text{\AA}$)	~ 3.13	~ 2.94	~ 2.83	~ 2.54	~ 2.44

Both the as-deposited films (the films are deposited at 250°C) and the 300°C PDA annealed samples show a lack of long-range ordering in the films. This can be interpreted as having an amorphous or nano-crystalline structure. The HZO films after PDA annealed to 400°C or higher show both the -o phase and -m phase characteristics.




Figure 3.2: GI-XRD based on different PDA annealing temperatures for 10nm HZO film.

Based on theoretical XRD peak intensities from the structure factor calculations of the crystal structure, the relative ratio of the peaks of highest intensities $m(-1\ 1\ 1)$ and $o(1\ 1\ 1)$ was used to quantify the relative % of crystallized -o phase. The % of -o phase was highest after the 400 °C PDA annealing process with ~61%, but after annealing to higher temperatures, the % of -o phase sequentially decreases to 51% after 500 °C anneal, 51% after 600 °C anneal, and 40% after 700 °C anneal. Annealing to higher temperatures without top electrode deposition promotes the formation of the equilibrium non-ferroelectric -m phase.

3.4 Effect of post-metallization annealing of 10 nm HZO thin films (annealing after TiN capping)

3.4.1 Effect of sputtering base pressure during TiN TE deposition

The capping of HfO_2 with the electrode before the annealing process is known to affect the ferroelectric properties critically. Si-doped HfO_2 was studied before and after the capping layer, and the TiN capping layer was shown to have an important role in inhibiting -M phase formation.¹ It was reported that the TiN capping layer acts as mechanical confinement which is necessary to prevent the volume expansion of the -M phase. It is also believed that the oxygen scavenging nature of TiN TE also creates tensile stress in the HZO layer to promote the crystallization of -o phase.²⁰⁻²² Hence, based on the base pressure of the sputtering chamber, the amount of oxygen in the TiN TE is controlled to study the effect of scavenging from the TiN top electrode.

Figure 3.3 gives the comparison of the X-ray photoelectron spectrum (XPS) of TiN deposited in 7×10^{-7} Torr (high vacuum pressure) and $< 1 \times 10^{-7}$ Torr (low vacuum pressure). The

XPS was performed using the PHI VersaProbe II using an Al K α X-ray source with an incident angle of 54°. After 5 minutes of sputtering using a 1kV Ar⁺ gun to clean the TiN surface from contaminants, the XPS measurements were done using a pass energy of 23.5 eV. It can be seen that the N 1s to O 1s peak ratio for the TiN with low base pressure is higher, indicating lower oxygen contamination in TiN films. Based on peak area calculation and the atomic sensitivity factor, ~12% of oxygen was calculated for TiN deposition with high base pressure (7×10^{-7} Torr) and ~6% of oxygen was calculated for TiN deposited with low sputtering chamber base pressure ($<1 \times 10^{-7}$ Torr).





Figure 3.3: (a) Ti 2p, N 1s, and O 1s core level spectra obtained from sputtered TiN with different chamber base pressure, and (b) binding energy ranges for Ti 2p, N 1s and O 1s core levels⁴⁹

Based on the different TiN films deposited using room temperature sputtering on HZO, a post metallization annealing process was performed at 400 °C and MFM capacitors were

fabricated. From Figure 3.4(a), the amount of remnant polarization is similar for HZO capacitors fabricated using different oxygen concentration TiN films ($16 \mu\text{C}/\text{cm}^2$ for films fabricated using 12% oxygen TiN and $20 \mu\text{C}/\text{cm}^2$ for films fabricated using 6% oxygen). The amount of P_r is usually a representation of the amount of ferroelectric phase concentration. However, the ferroelectric coercive field (E_c) is larger for the HZO films fabricated using TiN with higher oxygen concentration. This scenario with higher E_c with more skewed hysteresis has been mathematically modeled by a dielectric layer in series with the ferroelectric (demonstrated and called the dead layer effect).²³⁻²⁷ Based on the parasitic capacitance of the material in series and the thickness of the material, the voltage is divided among the ferroelectric and the parasitic series capacitance. This leads to a much larger applied voltage requirement to the entire stack for the ferroelectric switching process to occur.

(a) PE hysteresis



(b) GI-XRD




Figure 3.4: (a) PE hysteresis measurements for MFM capacitors with TiN with different oxygen impurity concentration and (b) GI-XRD showing the crystallinity of the underlying HZO film based on TiN TE with different oxygen concentration.

Also, from GI-XRD results shown in Figure 3.4 (b), it is evident that the crystallinity of the HZO films deposited using TiN with different oxygen concentration (Up to 12% oxygen) was not affected drastically (no significant monoclinic phase concentration in the HZO film). However, the effects of series capacitance due to the TiO_xN_y layer cannot be ignored during the deposition of TiN films and the fabrication of MFM capacitors.

3.4.2 Effect of PMA annealing temperature

Experimental procedures

On 100 mm p-type Si wafers with 300nm thermally grown SiO_2 , a 90 nm TiN bottom electrode was deposited using room temperature radio frequency (RF) sputtering with an $\text{Ar}:\text{N}_2$ ratio of 20:1 using a power of 250 W. On top of this, a 10 nm thick HZO was deposited using TDMA-Hf, TDMA-Zr and O_3 as the Hf precursor, Zr precursor and oxidant respectively followed by subsequent room temperature sputtered 90 nm TiN deposition. After the deposition of the TiN top electrode, a post-metallization anneal (PMA) process was performed at different annealing temperatures (between 300°C - 700°C). A photolithographic/wet etching process, as described in chapter 2 (section 2.3.1), was used to isolate the capacitor top electrodes.

Results and discussions

Figure 3.1 shows the polarization-electric field (P-E) hysteresis characteristics of 10 nm HZO MFM capacitors performed at 10 kHz after the PMA annealing process was performed between 300 to 500 °C. The 300 °C PMA annealed samples show very small ferroelectric response (almost linear P-E response) with P_r of 0.4 $\mu\text{C}/\text{cm}^2$. After 10^5 wakeup cycles at 2.5V, the HZO samples annealed to 400 °C after the TiN top electrode deposition show large P_r (24 $\mu\text{C}/\text{cm}^2$) and ferroelectric E_c of ~ 1.2 MV/cm. The HZO stack annealed to 500 °C after the TiN

top electrode deposition also show large P_r ($26 \mu\text{C}/\text{cm}^2$), however the E_c of the devices increases to $\sim 1.5 \text{ MV}/\text{cm}$ also accompanied by an increase in leakage current. As discussed in the previous section, an increase in the E_c while maintaining similar P_r values is a consequence of the dead layer effect and annealing the HZO samples to higher temperatures ($>400^\circ\text{C}$) can have a detrimental effect to the ferroelectric E_c . On comparing the results from Figure 3.4(a), this increase in E_c can be justified by the partial oxidation of TiN electrodes during the annealing process at higher process temperatures.




Figure 3.5: Effect of PMA annealing temperature on the ferroelectric properties of HZO films.

GI-XRD measurements were also performed as shown in Figure 3.6, from the 2θ range of $26^\circ - 40^\circ$ with an incident angle of 0.5° . $2 \times 2 \text{ cm}$ MFM stack (Si/SiO₂/TiN/HZO/TiN) wafer pieces were annealed at different temperatures from 300°C to 700°C using the RTA system. Before the GI-XRD measurements, the TiN TE on top of all HZO samples was chemically removed using the SC-1 wet etchant (NH₄OH:H₂O₂ 1:1 ratio). It can be seen from Figure 3.6 that for the 300°C annealing process, there is no crystallinity observed in the HZO films (the films

show amorphous or nano-crystalline short-range ordering). However, the HZO films annealed at 400 °C or higher after the TiN top electrode deposition shows the -o phase formation with the complete inhibition of the equilibrium monoclinic phase. The percentage of -o phase based on the relative ratio of o (1 1 1) diffraction peaks to the m (-1 1 1) peaks was 100%. It can also be seen that annealing to higher temperatures (up to 700 °C) in the presence of TiN TE still shows stable -o phase diffraction peaks and the inhibition of the -m phases.

Additionally, annealing the samples to higher temperatures increases the peak maximum based on the position of the -o (1 1 1) peak to higher 2θ degrees. It was seen that when the annealing process temperature was increased from 400 °C to 700 °C, the -o (1 1 1) peak maximum position increased from 30.44° to 30.5°.




Figure 3.6: GI-XRD measurements of HZO films with different PMA annealing temperatures.

Since from Bragg's law, $n\lambda = 2d \sin\theta$, an increase in the 2θ peak maximum signifies a smaller d-spacing which means that the films experience a compressive stress as the annealing process is increased to higher temperatures.

The DC current-voltage (I-V) response of the MFM capacitors annealed at 300 °C, 400 °C and 500 °C was analyzed and it can be seen from Figure 3.7 that as the annealing temperature increases from 300 °C to 500 °C, the leakage current increases from 1×10^{-8} A/cm² to 1×10^{-4} A/cm². The increase in leakage currents with increase in annealing temperatures can be explained by the increase in grain size in the thin film and leakage current paths through the grain boundaries.^{28,29} Hence, to ensure reduced leakage current and reduce the effect of dead layer effect due to the oxidation of the TiN electrodes, it is critical to reduce the thermal budget.

Leakage current measurements for HZO films annealed at different temperatures after TiN TE deposition is shown in Figure 3.7.




Figure 3.7: Leakage current measurements for HZO films annealed at different temperatures after TiN TE deposition.

However, the thermal budget for the crystallization of most HfO_2 thin films is $>600^\circ\text{C}$ which can lead to oxidation of the TiN electrodes, causing the dead layer effect. This dead layer effect leads to a much higher voltage operation due to the voltage dividing between the parasitic capacitance components of the electrodes. Using ZrO_2 as the dopant can significantly reduce the annealing temperature (to $<450^\circ\text{C}$) and hence reduce the ferroelectric E_c of the material. Reduction in E_c can facilitate low voltage operation of ferroelectrics. Additionally, using room temperature sputtering for the TiN TE can significantly inhibit the formation of -M phase in the HZO film when the annealing process is performed after the TiN top electrode is deposited. The meta-stable phase can be observed when the annealing process is performed up to 700°C after TiN top electrode deposition, indicating very good stability of the meta-stable phase in the presence of TiN stressor.

3.4.3 Effect of TiN TE thickness on the ferroelectric properties

Experimental procedures

On 100 mm p-type Si wafers with 300 nm thermally grown SiO_2 , 90 nm TiN bottom electrode was deposited using room temperature radio frequency (RF) sputtering with an $\text{Ar}:\text{N}_2$ ratio of 20:1 and a power of 250 W. On top of this, 10 nm thick HZO was deposited using TDMA-Hf, TDMA-Zr and O_3 as the Hf precursor, Zr precursor and oxidant respectively followed by subsequent room temperature sputtered 90 nm TiN deposition. After the TiN top electrode deposition of different thickness (45 nm, 90 nm and 180 nm), a post-metallization anneal (PMA) process was performed at 400°C . A photolithographic/wet etching process, as described in CHAPTER 2 (section 2.3.1) was used to isolate the capacitor top electrodes.

Results and discussions

Figure 3.8 shows the P-E hysteresis curves of the TiN-10 nm HZO-TiN stack with TiN top electrodes of different thicknesses (45 nm, 90 nm and 180 nm). The annealing process was performed at 400 °C after the TiN top electrode deposition in all these cases. It can be seen from Figure 3.8 that as the TiN top electrode thickness increases from 45 nm to 90 nm, an increase in P_r from 17 $\mu\text{C}/\text{cm}^2$ to 24 $\mu\text{C}/\text{cm}^2$ was observed. Further increase in the thickness of the TiN electrode to 180 nm shows a saturation in P_r at 24 $\mu\text{C}/\text{cm}^2$. The ferroelectric E_c was ~ 1.2 MV/cm in all these cases. This shows that in the presence of a thicker TiN TE stressor layer, the crystallization of the HZO films at 400 °C are even more favorable, and a thickness of >90 nm for the TiN electrode aids in the complete crystallization of the ferroelectric -o phase.




Figure 3.8: P-E hysteresis measurements of HZO films annealed at 400 °C using TiN TE of different thickness

Based on theoretical calculations using only the effects of stress (ignoring surface energy effect of HZO layer), a stress of ~ 10 GPa is required for the stabilization of -o phase at low processing temperatures (< 500 °C).




Figure 3.9: Thin film wafer bowing measurements performed after TiN electrode deposition of different thickness (45 nm, 90 nm and 180 nm).

Using the Toho thin film stress measurement tool, the amount of bending caused in the wafer due to thin film deposition is monitored. Based on this, the amount of bending generated in the stack after TiN deposition, and after the annealing process, an estimate of the amount of stress in the stack can be obtained from Stoney's equation. Based on the amount of deflection from the wafer after the TiN top electrode deposition of different thickness, it can be observed that a TiN deposition of 45 nm (7.5min sputtering deposition) can cause a deflection of -12 μm . The negative deflection indicates that the entire stack experiences a tensile stress after the annealing process. After 180 nm of TiN deposition, a deflection of -26 μm was obtained. This deflection corresponds to a tensile stress of $\sim 3\text{GPa}$ in the entire stack. However, separating the amount of stress experienced by only the HZO layer is very difficult because of the complex stresses generated in stacked structures.³⁰⁻³³ However, it is clear that a large tensile stress is generated in the stack after the RTA process with a TiN electrode of >90 nm thickness, which signifies the importance of TiN stressor in generating the stress.

Additionally, as shown in Figure 3.10, the effect of re-annealing a PDA annealed HZO sample (which has both -o and -m phases) was studied. TiN TE was deposited on the already PDA annealed samples, and a re-annealing (a post metallization annealing) process was performed at 500 °C and 600 °C. It can be seen from Figure 3.10 that once the equilibrium -M phase has been crystallized, even PMA processes at higher temperatures cannot phase transform -M phase to -O phase. Hence, it is crucial for the TiN top electrode to be deposited when the HZO films are still amorphous. The TiN top electrode can aid the amorphous $\rightarrow$ ferroelectric -O phase formation, but once the equilibrium -M phase has been stabilized, it is very difficult for the phase transformation from -m phase to the -O phase to take place. Deposition of room temperature sputtered TiN TE films also aids in preventing premature crystallization of HZO films.





Figure 3.10: Effect of a PMA re-anneal at higher temperatures (500 °C, and 600 °C) after the PDA annealing process

Some of the HZO films reported in the literature use a CVD or ALD process for the deposition of TiN films^{3-5,19} at temperatures >300 °C, which can lead to premature crystallization of the -m phase in the films.

3.5 The wake-up effect in 10 nm ferroelectric HZO

The reported ferroelectric properties in HZO films become more evident as the number of switching cycles increases. This observation is similar to most of the reports on HfO₂ based ferroelectric materials in the literature improved properties during the initial wakeup cycles is analogous to “burn-in” effects in silicon devices/transistors, but the term “wakeup” is more often used by the ferroelectric community.³⁴⁻³⁶ The amount of polarization shown in 10 nm ferroelectric HZO increases from 11 $\mu\text{C}/\text{cm}^2$ to 24 $\mu\text{C}/\text{cm}^2$ after 10⁵ switching cycles at 2.5 MV/cm as shown in Figure 3.11(a). This wake-up effect is usually an indication that some of the ferroelectric domains are pinned by defects and traps within the film or the electrode interface, leading to a much higher energy requirement for the complete ferroelectric switching process to occur.³⁹⁻⁴² It can be seen from Figure 3.11(b) that the complete ferroelectric switching process (switching current peak) occurs at a much lower voltage after the wakeup effect. Repeated cycling of the ferroelectric is believed to cause un-pinning of the pinned domains from the traps/defects, leading to a facile ferroelectric switching process. In HZO films, the formation of a defect-rich TiO_xN_y interface during the deposition and annealing process of TiN on top of HZO is believed to be an important reason for the observed wake-up effect.^{26,36} Additionally, redistribution of the oxygen vacancies/defects in the HZO layer is also thought to affect the wake-up cycling effects.^{36,37} In Figure 3.11, it can be seen that an anti-ferroelectric to ferroelectric transition occurs after the wake-up effect takes place. This observation is similar to most of the reports in the literature.^{5,18,19}

(a)



(b)




Figure 3.11: Figure showing the pulse I-V and PE hysteresis curves for 10 nm HZO ferroelectric films before and after the wakeup process (10^5 switching cycles at $2.5 \text{ MV}/\text{cm}$)

To summarize the role of TiN top electrode, annealing before the TiN top electrode deposition is performed results in a very small portion of the ferroelectric -O phase. Annealing to 400°C results in a P_r of $\sim 3 \mu\text{C}/\text{cm}^2$. It was observed that the quality of TiN electrode (oxygen contamination) plays an important role in the ferroelectric E_c because of parasitic components.

Reducing the base-pressure of the sputtering chamber also reduces the oxygen contamination in the chamber to reduce the E_c of ferroelectric HZO. Also, the effect of TiN stress was systematically studied, and it was seen that a TiN thickness of >90 nm and a PMA process of 400°C is required to obtain large P_r and for the complete crystallization of the -o phase in HZO films. The results are summarized in Table 3.2.

Table 3.2: Summary of the ferroelectric properties obtained using different process conditions.

Process		Process temperature ($^\circ\text{C}$)	TiN TE thickness (nm)	P_r ($\mu\text{C}/\text{cm}^2$)	E_c (MV/cm)
Annealing before TiN deposition		300	90	-	-
		400	90	3	~ 1.5
		500	90	3	~ 1.5
Effect of sputtering base pressure	$>7 \times 10^{-7}$ Torr	400	90	16	1.5
	$<8 \times 10^{-8}$ Torr	400	90	20	1.2
Annealing after TiN deposition		300	90	0.4	-
		400	45	17	~ 1.2
		400	90	24	~ 1.2
		400	180	24	~ 1.2
		500	90	25	~ 1.5

3.6 Effect of Film Thickness on The Ferroelectric Properties of HZO Films

3.6.1 Introduction

With the discovery of ferroelectricity in doped HfO_2 , a light has been brought to various new applications of ferroelectricity. Since an ALD process for HfO_2 (and HZO) is currently well developed, uniform and conformal deposition on trench structures can be precisely performed. Scaling the ferroelectric is key in most of these new applications. For example, in the case of

Ferroelectric Random-Access Memory (FRAMS) or Non-Volatile Dynamic Random-Access Memories (NV-DRAMs) scaling the thickness of the ferroelectric can help in achieving low voltage operation and sometimes aid in increasing the endurance cycles.³⁸ Ferroelectric tunnel junctions (FTJs) and Synapse devices which work on the principle of resistance difference during the switching and non-switching process requires ferroelectrics in sub-2 nm thickness range, as it provides more tunneling current.³⁹⁻⁴¹ Also, a new interest has developed in Negative-Capacitance Field Effect Transistors (NC-FETs) for logic transistor applications, as it is expected to produce hysteresis free sub-60 mV/decade sub-threshold swing.⁴²⁻⁴⁶ Although there are different schools of thought on the origins of these effects⁴⁷⁻⁴⁸, scaling ferroelectrics and understanding the scalability limit is crucial. The main problem with scaling conventional ferroelectrics, was that the effect of the interface dead layer becomes more prominent. Hence, proper analysis of the ferroelectric properties, domain sizes and interfacial dead layers due to annealing temperatures, crystal strain, and electrodes is essential in sub-10 nm thickness.

3.6.2 Fabrication Procedure

On 100 mm p-type Si wafers with 300 nm thermally grown SiO₂, 90 nm TiN bottom electrode was deposited using room temperature radio frequency (RF) sputtering with an Ar:N₂ ratio of 20:1 using a power of 250 W. On top of this HZO films of different thickness (20 nm, 10 nm, 7 nm and 5 nm) were deposited using TDMA-Hf, TDMA-Zr and O₃ as the Hf precursor, Zr precursor and oxidant respectively. The deposition temperature of HZO was 250 °C, and the growth rate of HZO was ~0.2 nm/supercycle. After deposition of HZO, a 90 nm thick TiN top electrode was deposited using room temperature RF sputtering. A post metallization annealing process was performed at 400 °C after top electrode deposition. A photolithography/wet etching

process, as described in CHAPTER 2 (section 2.3.1) was used to isolate the capacitor top electrodes.

3.6.3 Results and Discussion

Figure 3.12 shows the P-E hysteresis curves measured at 10 kHz from HZO films of different thickness (20 nm, 10 nm, 7 nm and 5 nm) annealed after the TiN top electrode deposition at 400 °C (for 60 seconds) after 10^5 wake-up cycles at 2.5 MV/cm.




Figure 3.12: PE hysteresis loops from the MFM capacitors obtained from HZO deposited with different thickness (scaling down to 5nm) and a PMA anneal of 400 °C

From the P-E hysteresis curves, it can be observed that the 10 nm HZO films show the largest P_r of $\sim 26 \mu\text{C}/\text{cm}^2$. Scaling down in thickness to 7 nm and 5 nm shows a reduction in P_r to $\sim 21 \mu\text{C}/\text{cm}^2$ for 7 nm HZO and $\sim 6 \mu\text{C}/\text{cm}^2$ for 5 nm HZO films. Additionally, an increase in the thickness to 20 nm HZO also shows a decrease in P_r to $17 \mu\text{C}/\text{cm}^2$. However, the operating voltage reduction due to scaling is very advantageous for practical applications and commercialization. The reduction in P_r from 10 nm to 5 nm can be due to the smaller ferroelectric grain size. The grain nucleation and growth of the crystalline grains are restricted due to the lateral limit of the HZO thin films. The grain size based on the film thicknesses and increasing the grain size based on annealing temperatures are a direction of future study. The amorphous $\rightarrow$ crystalline phase transformation is driven by the free energy minimization of the material.




Figure 3.13: GI-XRD results showing the crystallinity of HZO films scaled from 20 nm to 5 nm. 20 nm shows the presence of the equilibrium -m phase in addition to the ferroelectric -O phase.

The GI-XRD results show the -O phase peaks at $\sim 30.5^\circ$ and 35.5° in all the HZO films, scaling down to 5 nm thickness. In the case of 10, 7 and 5 nm HZO, the complete inhibition of the equilibrium -M phase was observed, however in the case of 20 nm HZO, a small fraction of -m phase nucleation was also observed. Hence, once the volume energy of the thin film increases, the stabilization of the equilibrium - M phase starts to become more favorable.




Figure 3.14: Summary of scaling down the ferroelectric E_c and operating voltages in HZO thin films.

From Figure 3.14, the scalability on HZO in terms of voltage operation has very minimal impact. This is because of the expected relatively high dielectric constant for the interface TiO_xN_y layer compared to the conventional PZT films.⁵⁰ Based on this, low voltage operation (~ 1 V operation) can be achieved in 5 nm ferroelectric HZO films, but the small grain size limits the remnant polarization for such thicknesses.

3.7 Conclusions

To summarize the role of the TiN top electrode, annealing before the TiN top electrode deposition is performed results in a very small portion of the ferroelectric -o phase. Annealing to 400 °C results in a P_r of $\sim 3 \mu\text{C}/\text{cm}^2$. It was observed that the quality of the TiN electrode (oxygen contamination) plays an important role in the ferroelectric E_c because of parasitic components. Reducing the base-pressure of the sputtering chamber also reduces the oxygen contamination in the chamber leading to a higher voltage requirement for the ferroelectric switching process to compensate for the voltage drop across the dead layer. Also, the effect of TiN stress was systematically studied, and it was seen that a TiN thickness of $>90 \text{ nm}$ and a PMA process of 400 °C is required to obtain large P_r and for the complete crystallization of the -O phase in HZO films. Additionally, scaling the HZO films to 5 nm can provide low voltage operation of the ferroelectric ($\sim 1 \text{ Volt}$). This can aid advances in various applications that require thin ferroelectric films such as ferroelectric tunnel junctions.

3.8 References

- (1) T. S. Böske, J. Müller, D. Bräuhäus, U. Schröder, and U. Böttger, "Ferroelectricity in hafnium oxide thin films," *Applied Physics Letters*, vol. 99, 102903, (2011).
- (2) M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. D. Kim, J. Müller, A. Kersch, U. Schroeder, T. Mikolajick, and C. S. Hwang, "Ferroelectricity and Antiferroelectricity of Doped Thin HfO_2 -Based Films," *Advanced Materials*, vol. 27, pp. 1811–1831, (2015).
- (3) J. Muller, T. S. Boscke, D. Brauhaus, U. Schroder, U. Bottger, J. Sundqvist, P. Kucher, T. Mikolajick, and L. Frey. "Ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films for nonvolatile memory applications", *Applied Physics Letters*, vol. 99, 112901, (2011).
- (4) S. Zarubin, E. Suvorova, M. Spiridonov, D. Negrov, A. Chernikova, A. Markeev, and A. Zenkevich, "Fully ALD-grown $\text{TiN}/\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2/\text{TiN}$ stacks: Ferroelectric and structural properties", *Appl. Phys. Lett.*, vol. 109, 192903, (2016).
- (5) J. Muller, T. S. Boscke, U. Schroder, S. Muller, D. Brauhaus, U. Bottger, L. Frey, and T. Mikolajick, "Ferroelectricity in Simple Binary ZrO_2 and HfO_2 ", *Nano. Lett.*, vol. 12, no.8, 4318, (2012).
- (6) S. J. Kim, J. Mohan, J. Lee, J. S. Lee, A. T. Lucero, C. D. Young, L. Colombo, S. R. Summerfelt, T. San, and J. Kim, "Effect of film thickness on the ferroelectric and dielectric properties of low-temperature (400 °C) $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films", *App. Phys. Lett*, vol. 112, 172902, (2018).
- (7) S. J. Kim, J. Mohan, H. S. Kim, J. Lee, C. D. Young, L. Colombo, S. R. Summerfelt, T. San, and J. Kim, "Low voltage operation and high endurance of 5-nm ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ capacitors", *App. Phys. Lett*, vol. 113, 82903, (2018).
- (8) S. J. Kim, J. Mohan, H. S. Kim, S. M. Hwang, N. Kim, Y. C. Jung, A. Sahota, K. Kim, H. -Y. Yu, P. -R. Cha, C. D. Young, R. Choi, J. Ahn, and J. Kim, "A comprehensive study on the effect of TiN top and bottom electrodes on atomic layer deposited ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films", *Materials*, vol. 13, 2968, (2020).
- (9) S. J. Kim, D. Narayan, J. -G. Lee, J. Mohan, J. S. Lee, J. Lee, H. S. Kim, Y. -C. Byun, A. T. Lucero, C. D. Young, S. R. Summerfelt, T. San, L. Colombo, and J. Kim, "Large ferroelectric polarization of $\text{TiN}/\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2/\text{TiN}$ capacitors due to stress-induced crystallization at low thermal budget", *App. Phys. Lett*, vol. 111, 242901, (2017).
- (10) R. R. Mehta, B. D. Silverman, and J. T. Jacobs, "Depolarization fields in thin ferroelectric films". *J. Appl. Phys.* vol. 44, 3379, (1973).

- (11) J. Scott, *Ferroelectric Thin Films: Synthesis and Basic properties*, Gordon and Breach. (1996).
- (12) S. J. Kim, , J. Mohan, S. R. Summerfelt, and J. Kim, "Ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Thin Films : A Review of Recent Advances". *JOM*, vol. 71, pp. 246-255, (2018).
- (13) M. Materlik, C. Künneth, and A. Kersch, "The origin of ferroelectricity in $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$: A computational investigation and a surface energy model," *Journal of Applied Physics*, vol. 117, 134109, (2015).
- (14) U. Schroeder, E. Yurchuk, J. Muller, D. Martin, T. Schenk, P. Polakowski, C. Adelman, M. I. Popovici, S. V. Kalinin, and T. Mikolajick, "Impact of different dopants on the switching properties of ferroelectric hafniumoxide", *Jpn. J. Appl. Phys.* vol. 53, 08LE02 (2014).
- (15) J. Muller, et. al, "Ferroelectric hafnium oxide: A CMOS-compatible and highly scalable approach to future ferroelectric memories," in 2013 IEEE International Electron Devices Meeting, pp. 10.8.1–10.8.4, (2013).
- (16) U. Schroeder, C. S. Hwang, and H. Funakubo, *Ferroelectricity in Doped Hafnium Oxide: Materials, Properties and Devices*. Elsevier, 570, (2019).
- (17) M. H. Park, Y. H. Lee, H. J. Kim, T. Schenk, W. Lee, K. D. Kim, F. P. G. Fengler, T. Mikolajick, U. Schroeder, C. S. Hwang, "Surface and grain boundary energy as the key enabler of ferroelectricity in nanoscale hafnia-zirconia: a comparison of model and experiment," *Nanoscale*, vol. 9, pp. 9973–9986, (2017).
- (18) D. Lehninger, R. Olivo, T. Ali, M. Lederer, T. Kampfe, C. Mart, K. Biedermann, K. Kuhnel, L. Roy, M. Kalkani, K. Seidel, "Back-End-of-Line Compatible Low-Temperature Furnace Anneal for Ferroelectric Hafnium Zirconium Oxide Formation," *physica status solidi (a)*, 217, 1900840, (2020).
- (19) M. H. Park, H. J. Kim, Y. J. Kim, W. Lee, T. Moon and C. S. Hwang, "Evolution of phases and ferroelectric properties of thin $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films according to the thickness and annealing temperature," *Applied Physics Letters*, 102, 242905, (2013).
- (20) T. Shiraishi, K. Katayama, T. Yokuchi, T. Shimizu, T. Oikawa, O. Sakata, H. Uchida, Y. Imai, T. Kiguchi, T. J. Konno, and H. Funakubu, "Impact of mechanical stress on ferroelectricity in $(\text{Hf}_{0.5}\text{Zr}_{0.5})\text{O}_2$ thin films," *Applied Physics Letters*, 108, 26, 262904, (2016).
- (21) R. Cao, Y. Wang, S. Zhao, Y. Yang, X. Zhao, W. Wang, X. Zhang, H. Lv, Q. Liu and M. Liu, "Effects of Capping Electrode on Ferroelectric Properties of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Thin Films," *IEEE Electron Device Letters*, 39, 1207, (2018).

- (22) M. H. Park, C. -C Chung, T. Schenk, C. Richter, K. Opsomer, C. Detavernier, C. Adelman, J. L. Jones, T. Mikolajick, U. Schroeder, "Effect of Annealing Ferroelectric HfO₂ Thin Films: In Situ, High Temperature X-Ray Diffraction," *Advanced Electronic Materials*, 4, 1800091, (2018).
- (23) S. L. Miller, R. D. Nasby, J. R. Schwank, M. S. Rodgers, and P. V. Dressendorfer, "Device modeling of ferroelectric capacitors", *Journal of Applied Physics*, 68, 6463 (1990).
- (24) M. Stengel, and N. A. Spaldin "Origin of the dielectric dead layer in nanoscale capacitors", *Nature*, 443, 679, (2006).
- (25) Q. Yang, J. Cao, Y. Zhou, L. Sun, and X. Lou, "Dead layer effect and its elimination in ferroelectric thin films with oxide electrodes", *Acta Materialia*, 112, 216, (2016).
- (26) S. Oh, H. Kim, A. Kashir, and H. Hwang, "Effect of dead layer on the ferroelectric property of ultrathin HfZrOx films" *Appl. Phys. Lett.*, 117, 252906, (2020).
- (27) O. G. Vendik, S. P. Zubko, and N. Y. Medvedeva, "Dead layer characteristics based on a correlation of ferroelectric polarization under relevant boundary conditions in a parallel plate capacitor", *Journal of Applied Physics*, 105, 053515, (2009).
- (28) J. -K. Yang, W. S. Kim, and H. -H. Park, "Effect of grain size on Pb(Zr_{0.4}Ti_{0.6})O₃ sol-gel derived thin films on the ferroelectric properties", *Applied surface science*, 169, 544, (2001).
- (29) S. K. Singh, K. Maruyama, and H. Ishiura, "Reduced leakage current in La and Ni co-doped BiFeO₃ thin films", *Applied Physics Letters*, 91, 112913, (2007).
- (30) Chien, C. -H. et al, "The effects of film thickness variations on the residual stress distribution in coated Cr thin films", *Strain*, 53, e12222, (2017).
- (31) Stenzel, O. et. al, " Optical and mechanical properties of oxide UV coatings, prepared by PVD techniques, in *Proceedings of SPIE*, 8168, 81681W, (2011)
- (32) Gao, Y. et. al, "Tension-compression asymmetry of the stress-strain behavior of the stacked graphene assembly: Experimental measurement and theoretical interpretation", *Journal of Mechanics and Physics of solids*, 157, 104642, (2021).
- (33) Laconte, J. et al, "Thin films stress extraction using micromachined structures and wafer curvature measurements, 76, 219, (2004).
- (34) Kim, H. J. et. al, "A study on the wake-up effect of ferroelectric Hf_{0.5}Zr_{0.5}O₂ films by pulse switching measurements" *Nanoscale*, 8, 1383, (2016).

- (35) Jian, P. et. al, "Wake-up effect in HfO₂ based ferroelectric films", *Advanced Electronic Materials*, 7, 2000728, (2021).
- (36) Mittmann, T. et. al, "Impact of Oxygen Vacancy content in Ferroelectric HZO films on the device performance", in 2020 IEEE International Electron Devices Meeting (IEDM), pp. 18.4.1-18.4.4, (2020).
- (37) Pesic, M. et al, "Physical Mechanism behind Field-Cycling behavior of HfO₂ based ferroelectric capacitors" *Advanced Functional Materials*, 26, 4601, (2016).
- (38) Moazzami, R. et. al, "Endurance properties of ferroelectric PZT thin films" 1990 International Technical Digest on Electron Devices, pp. 417-420, (1990).
- (39) Yoon, J. et. al, "Understanding tunneling electroresistance effect through potential profile in Pt/Hf_{0.5}Zr_{0.5}O₂/TiN ferroelectric tunnel junction memory", *Applied Physics Letters*, 115, 153502, (2019).
- (40) Luo, Z. -D. et al, "Flexible Memristors based on Single-Crystalline Ferroelectric Tunnel Junctions" *ACS Applied Materials and Interfaces*, 11, 23313, (2019).
- (41) Kim, D. J. et. al, "Ferroelectric Tunnel Memristor" *Nano Letters*, 12(11), 5697, (2012).
- (42) Hoffmann, M., Pešić, M., Slesazeck, S., Schroeder, U. & Mikolajick, T. Direct Observation of Negative Capacitance in Polycrystalline Ferroelectric HfO₂. *Adv. Funct. Mater.* 8643–8649 (2016).
- (43) Jang, K, et.al, "Experimental Observation and Simulation Model for Transient Characteristics of Negative-Capacitance in Ferroelectric HfZrO₂ capacitor". *Electron Device Soc.* 6, 346, (2018).
- (44) Khan, A. I. *et al.* Differential voltage amplification from ferroelectric negative capacitance. *Appl. Phys. Lett.* 253501, (2017).
- (45) Khan, A. I, *et al.* "Negative Capacitance in Short-Channel FinFETs Externally Connected to an epitaxial ferroelectric capacitor". *Electron Device Lett.* 37, 111–114 (2016).
- (46) Salahuddin, S. & Datta, S. Can the subthreshold swing in a classical FET be lowered below 60 mV/decade? *Int. Electron Devices Meet.* 2–5 (2008).
- (47) Kim, Y. J. *et al.* Voltage Drop in a Ferroelectric Single Layer Capacitor by Retarded Domain Nucleation. *Nano Lett.* 17, (2017).
- (48) Obradovic, B. et al, "Ferroelectric switching delay as a cause of negative capacitance and its implications to NCFETs", 2018 IEEE Symposium on VLSI Technology, pp. 51-52, (2018).

- (49) D. Jaeger, J. Patscheider, "A complete and self-consistent evaluation of XPS spectra of TiN", *Journal of Electron Spectroscopy and Related Phenomena*", vol. 185, pp. 523-534, (2012).
- (50) F. P. G. Fengler, M. Pesic, S. Starschich, T. Schneller, C. Kunneth, U. Bottger, H. Mulaosmanovic, T. Schenk, M. H. Park, R. Nigon, P. Muralt, T. Mikolajick, U. Schroeder, "Domain Pinning: Comparison of Hafnia and PZT based Ferroelectrics", *Advanced Electronic Materials*, vol. 3, p. 1600505, (2017).

CHAPTER 4

RELIABILITY PROPERTIES OF LOW-TEMPERATURE (400 °C) HZO METAL-FERROELECTRIC-METAL CAPACITORS

4.1 Preface

Although ferroelectrics HfO₂ thin films have shown significant promise as a prospective candidate for future ferroelectric-random-access memories due to their scalability and integration capabilities, the reliability of these devices still hinders commercialization. HfO₂ based ferroelectrics show an endurance that is significantly lower than state-of-the-art commercialized FeRAM devices using PZT. Additionally, since the operating voltage is very close to the breakdown voltage of the ferroelectrics (operating voltage of ~3 Volt with a breakdown voltage of ~3.5 Volt), there is a severe risk of premature failure of these devices. There has been extensive study on the ferroelectric properties of different doped HfO₂ films. However, there is still a lack of literature on comprehensive ferroelectric reliability characterization of these materials (particularly HZO) films. To realize commercialized low temperature ferroelectric HZO MFM capacitors, it is crucial to study and correlate the various reliability properties. Four primary failure mechanisms are responsible for limiting ferroelectric devices' lifetime: breakdown (voltage/time dependent breakdown), endurance, data retention, and imprint.

CHAPTER 4 will primarily focus on discussing the various reliability issues in 10 nm ferroelectric HZO MFM capacitors, particularly the imprint and data-retention properties, and the correlation between operation voltage and pulse widths for various reliability issues.

In the work discussed in this chapter, which is under preparation for submission in a peer-reviewed journal, my contribution was designing the experiments, performing the reliability

studies, and analyzing and interpreting data. Dr. Si Joon Kim, Dr. Yong Chan Jung, Dr. Heber-Hernandez Arriaga and Jinhyun Kim participated in discussions and data interpretation of the results. Dr. Scott Summerfelt guided the measurement setup, and Prof. Jiyoung Kim guided the experiments, reviewed the results, and contributed to the data interpretation and preparation of the manuscript.

This work was supported partially by Texas Instruments and partially by the National Research Foundation of Korea (NRF) grant funded by the Korea government (MIST) (No. NRF-2019R1F1A1059972).

4.2 Introduction

The discovery of the ferroelectric phase (orthorhombic, space group – $Pca2_1$) in doped HfO_2 thin films has been a breakthrough for ferroelectric (FE) technology. This is because HfO_2 is a material that is fully compatible with current complementary metal-oxide-semiconductor (CMOS) technology, making ferroelectricity one of the most promising emerging memories.¹⁻⁴ Additionally, the FE properties in thin doped HfO_2 films can be easily obtained using atomic layer deposition (ALD), a technique that enables precise control of film thickness and 3-D conformality.³⁻⁷ In this regard, there has been a growing interest in investigating these materials for a wide range of device applications like ferroelectric random-access memory (FeRAMs),^{6,8-9} ferroelectric field-effect transistors (FeFETs),^{10,11} energy storage^{12,13}, and even neuromorphic applications^{14,15}. Among various doped HfO_2 films, Zr-doped HfO_2 , i.e., $Hf_{0.5}Zr_{0.5}O_2$ (HZO), is one of the most promising candidates because of its low crystallization temperature ($\leq 400^\circ C$), stable FE properties for a wide range of compositions, and back end of line (BEOL)

compatibility.^{1,3,7} Although HZO films have shown promising performance, such as suitable remnant polarization ($P_r \sim 25 \mu\text{C}/\text{cm}^2$), low voltage operation (2.5 V) and nano-second switching,¹⁶ careful assessment of the reliability properties is needed to ensure the practical realization of these FE films.

Three primary failure mechanisms are responsible for limiting the lifetime of FE devices, namely: endurance, data retention and imprint.¹⁷⁻¹⁹ The endurance properties of HZO films have been studied extensively and various mechanisms were studied to understand and mitigate the effects of field cycling on the FE performance and fatigue.²⁰⁻²² However, the imprint failures are often overlooked and from studying conventional FE films like PbZrTiO_x (PZT), SrBiTaO_x (SBT) etc., it is well known that they pose more severe problems to the memory operation.^{17,19} Additionally, for neuromorphic applications, the stability and retention of polarization in the sub-polarization states are also crucial and need to be investigated carefully.

Among the data retention and imprint studies in the literature, the shift in the polarization-voltage hysteresis loops is often studied.²⁰⁻²² Although this effect can cause an increase in the operating voltage, this effect is not as detrimental as compared to opposite state imprint effects.

The increase in the imprint and data retention time-to-failure (TTF) based on increasing annealing temperatures of Si-doped HfO_2 was reported.²⁵ There have been other reports on the data retention properties of MFM capacitors as well,²⁶⁻²⁸ but there is limited insight on the mechanism of data retention in HZO based MFM capacitors. Additionally, it is to be noted that some retention tests in the literature use large pulse widths ($\sim 1\text{ms}$) for their retention and imprint tests,^{23,25-26} which can significantly exaggerate the lifetime of ferroelectric devices. This chapter

sheds more light on the data retention and imprint degradation mechanisms of 10 nm HZO MFM structures. To the author's knowledge, the data retention and imprint properties of HZO based MFM capacitors were studied systematically based on applied voltages, baking temperatures, write pulse widths, and switching cycles for the first time. Based on the electrical characterization, a strong recovery effect on the imprint and data retention degradation was observed when subjected to extended switching pulse width and switching cycles. Although the use of large pulse width is impractical, the long-term operation of FE HZO devices can be stabilized even further by using a periodic refresh based on a long switching pulse or a large number of switching cycles.

There have been a few studies regarding the data retention and imprint properties of doped HfO_2 thin films.^{23-28,37} The effects of imprint and data retention by increasing a physically deposited Al_2O_3 dielectric layer on top of HZO films were studied to give an insight into capacitance matching and bulk screening on the data retention properties.²³ The effects of scaling FE film thickness on the data retention properties when HZO was integrated on silicon were also studied, and the results were explained due to generated built-in fields.²⁴ In these cases, where the FE films are integrated on dielectric/semiconductor (interface) layers, the mechanism of retention is based on the capacitance matching between the interface and the FE layer, and based on the capacitance of the interface. This effect can be more drastic compared to metal-ferroelectric-metal (MFM) capacitors.²³

4.3 Experimental Details

4.3.1 Fabrication Procedure

The fabrication processes of 90 nm TiN/10 nm HZO/90 nm TiN MFM capacitors are as follows. The TiN bottom electrode was deposited on top of p-silicon substrates with 300 nm thermally grown SiO₂. At room temperature, radio frequency (RF) sputtering using a Ti target in an Ar : N₂ environment with a ratio of 20:1 was performed. After this, 10 nm ALD HZO films were deposited using TDMA-Hf, TDMA-Zr, and ozone (O₃) as the Hf precursor, Zr precursor, and oxygen source, respectively. During ALD deposition, the wafer temperature was set to 250°C for a growth per cycle of HfO₂ and ZrO₂ of ~0.2 nm/cycle. The final thicknesses of HZO films were approximately 10 nm, as verified by spectroscopic ellipsometry and HR-TEM. A 90 nm TiN top electrode was deposited at room temperature using RF sputtering to encapsulate the HZO films. The stack was then subjected to rapid thermal annealing (RTA) process for 60 s at 400 °C in an N₂ environment. The RTA process was done after the TiN top electrode deposition to ensure sufficient stress was given to the film for the -O phase crystallization.^{29,30} The MFM structures were then defined using a photolithography and etching process. Negative photoresist (nLOF2020) was spin-coated on top of the MFM stack and pre-baked at 115 °C for 60 s on a hot plate to remove the excess solvent. The photoresist was subsequently exposed to ultraviolet light through a mask having hole diameters of 50, 75, and 100 μm with a post-exposure bake at 115 °C for 60 s on a hot plate. The photoresist development step was carried out for 75 seconds using the AZ300-MIF developer. An Au/Pd hard mask with a thickness of 85/3 nm was deposited using an electron-beam evaporator, and then the lift-off process was carried out using AZ400T stripper using a hot plate at 75 °C for 15 mins. The wet-etching process of TiN was carried out

using SC-1 (1:1 ratio of NH_4OH : H_2O_2) to remove the TiN and isolate the capacitor structures. For the electrical characterization, circular pads with a diameter of 75 μm were probed. Polarization-voltage (P-V) hysteresis measurements were conducted at 10 kHz using the pulse measuring unit (PMU) of the semiconductor parameter analyzer (Keithley 4200-SCS), and the output characteristics were measured using the virtual ground method. The baking process was done in box-type ovens, restricted to particular temperatures only (i.e., separate dedicated ovens for 65 °C, 95 °C and 110 °C bake). In all the electrical measurements performed, the voltage was applied to the top electrode and the bottom electrode is grounded.

4.3.2 Pulse Measurement Setup

The pulse read/write measurements were performed similar to the previous reported studies^{24,29,30}. Using a pulse generator (Agilent 81110A) and an oscilloscope (Tektronix DPO7104) and shown in Figure 4.1, the subsequent voltage drop across an internal resistor of 50 Ω (shunt resistor) was measured using an oscilloscope. The load current was calculated from the measured load current which was then integrated over time to extract the polarization response of the material.

The pulse read/write measurement sequence is sent such that both the switching and non-switching responses can be extracted from the read pulses at different voltages.

Pulse write/read measurement





Figure 4.1: A schematic diagram of the pulse read/write measurements and a sequence of write/read pulses using a fixed write voltage at ± 2.5 V and the read voltage was varied in 0.1 V steps from -2.5 V to 2.5 V.

By subtracting the integrated current values for the switching and the non-switching operation, the real ferroelectric switching (P_{FE}) was extracted. The slope of the polarization voltage responses during non-switching operation can be used to extract the material dielectric constant values.

4.4 Results and discussions

4.4.1 Ferroelectric property measurements in 10-nm HZO films

Figure 4.2(a) shows the standard P-V hysteresis curves measured from bipolar triangular pulses from the 10 nm HZO MFM capacitor after being subjected to a 10^5 wake-up cycle at 2.5 V. This wakeup effect, where the P_r increases with a certain number of field cycles, is observed in most of the HZO based FE reports in the literature.^{9,21,29}




Figure 4.2: (a) P-V hysteresis measurements of the HZO MFM capacitors after wakeup cycling (10^5 cycles at 2.5 V), (b) Pulse measurements to extract SW, NSW, and FE polarization at various applied voltages after 6s of delay time.

From the P-V hysteresis results, the devices showed a P_r of $24 \pm 0.7 \mu\text{C}/\text{cm}^2$ with a coercive voltage V_c of 1.25 ± 0.03 V. The pulse write/read measurements were also performed similar to our previous studies^{9,29}. The comparison of P_{FE} properties from pulse measurements, measured at room temperature (RT) up to 125 °C between 10 μs delay between pulses and 6 s delay between pulses is shown in Figure 4.3. At saturation polarization, there is no significant difference between the two delay times. This time of less than 6s is sufficient for charge trapping/de-trapping responses to affect the FE polarization.^{24,29}




Figure 4.3: (a) Temperature dependence on the FE polarization extracted using pulse write/read measurements using 6s delay time between pulses, (b) Saturation polarization and coercive voltage dependence on temperature.

A 6 s delay time between pulses ensures sufficient relaxation time.²⁹ Figure 4.2(b) shows the pulse measurements done after the device is subjected to the wakeup cycles. The real FE polarization (P_{FE}) of $48 \pm 1.5 \mu\text{C}/\text{cm}^2$ was calculated by subtracting the switching (SW) and NSW polarization. These values were similar to the reports done in our previous studies.^{9,29} Additionally, the pulse measurements done at high temperature using a hot chuck show stable FE properties from room temperature (RT) to 125 $^{\circ}\text{C}$ (see Figure 4.3), indicating the metastable orthorhombic phase is stable even at elevated temperatures.

4.4.2 Statistical variation and Lot-to-Lot dependence

The batch-to-batch variation of ferroelectric properties of 10 nm HZO fabricated using the post metallization annealing process at 400 $^{\circ}\text{C}$ using ozone was verified extensively. This device was used as a control sample in all the device fabrication splits (called a batch). Figure

4.4 shows the batch-to-batch variation fabricated from almost 50 10 nm MFM capacitors. The reference devices without any special causes showed a P_r of $25 \pm 5 \mu\text{C}/\text{cm}^2$ and a coercive field E_c of $1.2 \pm 0.2 \text{ MV}/\text{cm}$. When the fabricated devices do not follow the statistical distribution, some tool issues or fabrication processing issues are identified .




Figure 4.4: The batch-to-batch variation of the ferroelectric properties of 10 nm HZO MFM capacitors

As shown in Figure 4.5, within the same fabrication batch (around $2 \times 2 \text{ cm}^2$ sample) , the 10nm MFM capacitors measured across 25 devices show an even tighter distribution of $23 \pm 0.7 \mu\text{C}/\text{cm}^2$ (which is a standard deviation of 0.4σ) and E_c variation of $1.25 \pm 0.03 \text{ MV}/\text{cm}$.




Figure 4.5: Device-to-device variation of the various capacitors in the same fabrication batch.

4.4.3 Fatigue and TDDB tests

Ferroelectrics are expected to degrade under the influence of repeated switching cycles, and this degradation is attributed to the generation, redistribution, and migration of oxygen vacancies in the HZO layer and at the interfaces. It can be seen from Figure 4.6 (b) that using a higher voltage for the ferroelectric operation leads to a much faster degradation. For example, using 4 Volt switching pulses show $\sim 10^4$ cycles of stable ferroelectric memory operation, while using 2.5 V shows 10^9 cycles of stable ferroelectric endurance operation. From Figure 4.6(a), it can be observed that using a 2.5 V cycling leads to a continuous increase in polarization followed by a hard breakdown after 10^9 cycles. Breakdown is defined as the point at which the ferroelectric(dielectric) shows conductive I-V behavior because of a conductive filament formation. As the breakdown voltage of HZO films is ~ 3 V, hard breakdown is more common endurance failure. However, cycling at 2 Volts shows a standard ferroelectric fatigue

measurement with wake-up, stabilized, and fatigued (degradation in polarization with time) regions clearly observable. The wake-up effect is attributed to redistribution of oxygen vacancies in HZO, and fatigue is due to defect generation and ferroelectric domain pinning.¹⁹⁻²² The polarization fatigue tests were performed using trapezoidal voltage pulses with 5 μ s width, 10 μ s delay time and 600 ns rise/fall time.




Figure 4.6: The ferroelectric polarization fatigue measurements of 10 nm HZO MFM capacitors showing stable operation for 10^{10} cycles under 2V operation.

From the time dependent dielectric breakdown (TDDB) measurements shown in Figure 4.7, it is also clear that a lower voltage operation leads to a more reliable long term ferroelectric property in the HZO films. The TDDB measurements shown in Figure 4.7(a) show 3 regions. Initially, the current decreases due to electron trapping until a soft breakdown occurs which eventually leads to hard breakdown.




Figure 4.7: time dependent dielectric breakdown characteristics of 10 nm ferroelectric HZO MFM capacitors

4.4.4 Retention tests after baking

Retention tests measure the loss of switchable polarization over time. To do an accelerated aging test, a baking process was performed at different temperatures. Additionally, measurement of polarization at different applied voltages immediately after baking using the same device is unfeasible because of the varied applied voltage history it has experienced. Hence, to perform systematic retention and imprint tests, different devices have to be used to measure polarization at different voltages immediately after baking. Consequently, it is crucial that the device-to-device variation within the sample must be minimal. As shown in Figure 4.2, the average P_r and V_c measured across 25 devices shows a very tight distribution with $P_r \sim 23 \pm 0.7 \mu\text{C}/\text{cm}^2$ and $V_c \sim 1.25 \pm 0.03 \text{ V}$. Hence, a total of 16 devices within the same wafer were used to do the retention tests; 8 devices were initiated (write) in the $+P_r$ state and 8 in the $-P_r$ state before baking, so that the polarization after long term baking can be extracted at different voltages ($\pm 2.5, \pm 2.0, \pm 1.5, \pm 1.0$) for both SW and NSW operation.

The schematic of the measurement pulse sequence for retention tests is shown in Figure 4.8. Pulse measurements were chosen because it is easier to separate the SW and NSW components and replicate actual memory operation. Prior to the retention and imprint tests, all the devices were subjected to the wakeup effect (10^5 cycles at 2.5V).




Figure 4.8: Measurement setup for the retention tests after baking. The baking process was performed to accelerate the aging process.

Figure 4.9(a) shows the retention polarization ($P_{\text{retention}}$) extracted using the setup shown in Figure 4.8. After long baking hours, the total amount of switchable polarization does not change significantly, but a systematic shift in the V_c is observed. Hence, long term baking does not result in the permanent pinning of FE dipoles as seen during the fatigue measurements, but causes a high voltage requirement for the ferroelectric switching process. The horizontal shift in

the V_c implies that there is a built-in voltage (V_{BI}) that is developed in the FE layer. By subtracting the V_c for a standard device with the V_c of the device after baking, the amount of V_{BI} can be extracted as shown in Figure 4.9(b). The V_{BI} calculated after annealing the $-P_r$ state devices to 95 °C and 110 °C for extended hours are very close to the $-V_c$ of 10 nm HZO FE capacitors and can cause back switching without the presence of an applied bias. Hence, the stability of a re-write after the retention tests is one of the crucial problems in FE reliability (commonly called opposite state failure).^{18,31}

Based on the amount of time required for generating a V_{BI} of 0.7 Volt during different temperature baking process, the slope of the log-time vs $1/kT$ graph was used to calculate the activation energy of the V_{BI} shift. Two different slopes were extracted, baking above 85 °C shows a slope of 0.65 eV, which is the activation of energy of oxygen vacancy migration in HfO_2 films, while the activation energy below 85 °C shows a slope of 0.3 eV which is the activation energy of electron trapping through defect sites.³⁸




Figure 4.9: (a) $P_{retention}$ obtained after baking the $-P_r$ state devices at 65°C, for different baking time (b) V_{BI} developed in the film due to baking for long periods at higher temperatures. (c) based on the amount of time required to generate a V_{BI} of 0.7 V at different baking temperatures, two different activation energies were calculated.

Hence, based on the requirement of the ferroelectric operation i.e, <85 °C for consumer electronics and the 125 °C requirements for memory devices for automotive industry, the accelerated tests in ferroelectric HZO can be conducted and the reliability properties can be studied.

4.4.5 Imprint tests in HZO films

The imprint tests are reliability tests specific to ferroelectrics. As discussed in the previous section, when the V_{BI} generated in the HZO film is greater than the ferroelectric E_c , back-switching and polarization orientation preference of the ferroelectric domains lead to imprint failures.




Figure 4.10: A schematic of the new same state and opposite state imprint measurement pulse sequences.

The effect of this imprint in the FE behavior is also carefully studied using subsequent re-write pulses with the same polarity and opposite polarity as the polarization before baking. The ability

to retain the same/opposite polarization (P_{SS} , P_{OS}) state after a re-write to the same/opposite state (called SS/OS imprint) is measured using different voltage read pulses (± 2.5 , ± 2.0 , ± 1.5 , ± 1.0) after 6 s as shown in Figure 4.10.

Figure 4.11 (a) shows the comparison of the FE polarization extracted from retention, SS and OS imprint measurements after a 136 hour bake at 65°C.




Figure 4.11: (a) Comparison of the $P_{\text{retention}}$, P_{SS} and P_{OS} after a 136 hour bake at 65 °C (b) Comparison of the P_{OS} obtained from the OS imprint measurements at 65 °C after different baking times.

The SS imprint shows a reduction in the V_c compared the retention after baking measurements while maintaining the same amount of saturation P_{FE} compared to the standard write/read measurements after 6 s delay at RT. This difference in V_c is believed to be due to the generation of a thermal depolarization field.^{18,23} In the case of OS imprint measurements, a reduction in P_{FE} is observed but the FE switching process happens at a much lower voltage (even at $\pm 1\text{V}$) compared to the standard write/read measurements. This implies that during the OS imprint measurements, the FE switching process has lower voltage requirements, but the number of switchable dipoles is lower. Since the total number of switchable FE domains does not

change, this reduction in P_{FE} means that some of the FE domains back switch during the 6 s relaxation time after the re-write in the OS. Figure 4.11(b) shows a systematic reduction in the amount of P_{FE} during the OS imprint measurements. After 136 hours at 65 °C, almost 40% of the stored polarization is lost during the 6 s relaxation time.

Several mechanisms explaining the reasons for the formation of such V_{BI} have been extensively discussed in conventional FE materials like PZT, SBT, etc.³²⁻³⁴ One of the commonly used mechanisms to describe this effect is the bulk screening model, where charge matching between the dead interface layer and the FE results in the formation of such depolarization fields. In PZT and SBT, the coercive field (E_c) is very less (~ 100 kV/cm), making the role of the interface layer capacitance significant.^{32,35} However, in the case of HZO films (E_c of 1.2 MV/cm), if we assume a 2 nm TiO_x interface, with a dielectric constant of 70,³⁹ the internal depolarization field extracted based on Gong et al.'s equation³⁵ was approximately 0.2 MV/cm, which was very minimal compared to the E_c of HZO. Hence the effect of bulk screening in HZO based MFM capacitors is very minimal. Research in FE $BaTiO_3$ (BTO) has pointed out that the defect dipole alignment mechanism could be responsible for the formation of built-in fields.^{33,36} Based on this model, the alignment of FE domains after the FE switching process creates a field due to the trapped charges, defects, and oxygen vacancies in the film, making them move towards the interface. Although this effect is not as drastic as bulk screening in MFIS capacitors,²⁴ the presence of trapped charges can severely deteriorate the device performance. Based on this mechanism, the reduction in V_c after a re-write to the SS can be validated due to the de-trapping of charges from the $TiON_x$ interface. Figure 4.12 shows the mechanism of V_{BI} generation and charge trapping/de-trapping leading to OS imprint loss in FE HZO films. When

combined with a high temperature baking, the built-in field leads to more facile migration of defects and vacancies.




Figure 4.12: V_{BI} generation and charge trapping mechanism leading to OS imprint loss in HZO FE films.

Based on the amount of V_{BI} developed, as obtained from the retention measurements, using charge neutrality conditions,

$$Q_{interface} = n_{dets} * e = C_{FE} \cdot V_{BI} \quad (1)$$

From the V_{BI} extracted from the V_c shifts and the NSW capacitance of the HZO film, if we assume that all charges are trapped at a 2-D interface, then the number of defects/cm² is of the order of 10^{13} . This number may seem very high for a 2-D surface, but, in reality, the interface has some thickness to it as well. Hence, reducing the trapped charge density in the film and the thickness of the interface will be the key to realizing stable FE properties.

Established on the retention properties and P_{FE} extracted after different baking times at various temperatures, the lifetimes of the devices for read pulse amplitudes of $\pm 2.5V$ and $\pm 2V$ was extrapolated for $P_{retention}$, P_{SS} and P_{OS} are shown in Figure 4.13(a). In this study, 80 % P_{FE} degradation is considered as the time to failure (TTF). As expected, the P_{OS} shows more severe failure, compared to $P_{retention}$ and P_{SS} . At 65°C, a lifetime of >10 years was extracted based on the

5 μ s pulse used at 2.5 V. For 2.0 V operation with the same pulse width at 65°C, a lifetime of the 0.6 years was extracted. In the case of 95 °C and 110 °C, drastic failure was observed, and a lifetime of less than 20 hours was extracted.




Figure 4.13: (a) Lifetime extraction for $P_{\text{retention}}$, P_{SS} , and P_{OS} at 65 °C after different baking times. OS shows the most drastic degradation in the retention properties

Based on the understanding of charge trapping at the interface due to P_{FE} , a long re-write voltage pulse can cause de-trapping of the charges at the interface and reduce the amount of P_{OS} . Hence, the effect of pulse width was studied systematically using 16 different devices. The P_{OS} measurements were performed at ± 2.5 V after a ± 2.5 V re-write for different pulse widths (5 μ s, 10 μ s, 100 μ s, and 1 ms) as shown in Figure 4.14(a). 5 μ s was chosen as the lower limit because of RC delay issues due to device size and capacitance. As shown in Figure 4.14(b), the P_{OS} value increases with increase in the re-write pulse width. After a 24 hour bake at 95 °C, the P_{OS} increases from 6 $\mu\text{C}/\text{cm}^2$ for 5 μ s to 40 $\mu\text{C}/\text{cm}^2$ when using 1 ms pulse width. This ~80% increase in polarization cannot be neglected and hence the effect of pulse width for the retention and imprint measurements is very crucial. Also, after a 72 hour bake at 95 °C using 5 μ s, the P_{OS}

value is less than $0 \mu\text{C}/\text{cm}^2$ (which is a negative value indicating failure) but using a 1 ms pulse width shows polarization of $\sim 34 \mu\text{C}/\text{cm}^2$. The effect of failure lifetime based on the re-write pulse widths was studied as shown in Figure 4.14(c). It can be seen that using a 1 ms pulse shows close to 10-year lifetime for operation at 95°C and 110°C , compared to the less than 20 hours lifetime using $5 \mu\text{s}$ pulses. Several reports in the literature use large pulse widths ($\sim\text{ms}$ range) for the retention and imprint tests^{23,25-26}, which can over-estimate the lifetime. The actual operation of ferroelectric devices is in the range of a few ns, and proper studies must be done to ensure a stable lifetime in that regime.




Figure 4.14: (a) pulse sequence to measure OS imprint with different re-write pulse widths, (b) P_{OS} at 95°C for various write pulse widths extracted at different baking times (c) lifetime extraction based on different write pulse widths for 65°C , 95°C , and 110°C .

In addition, the asymmetric shift in the V_c based on baking time and temperature was studied using P-V hysteresis measurements. After a 200 hour anneal at 95°C , a 0.9 V shift in the hysteresis was observed, similar to the pulse measurements. This shift in hysteresis was explained due to charge trapping at the interface. A complete recovery effect was observed after field cycling at 2.5 V for 10^5 cycles using $5 \mu\text{s}$ wide pulses, as shown in Figure 4.15(a). The effect of V_c recovery after field cycling is consistent with other reports for HfO_2 based FE

films.³⁷ Redistribution of defects and vacancies during field cycling is an accepted mechanism for endurance FE HZO films²⁰⁻²². As shown in Figure 4.15(b), the redistribution of defects trapped at the interface after long baking at higher temperatures with field cycling can explain the recovery effect. Hence, the defect dipole alignment model perfectly explains retention and imprint behaviors in FE HZO films and reducing defects and trap charges in the HZO film will be key to realizing reliable FE properties.




Figure 4.15: (a) Recovery of imprint effects after cycling, and (b) mechanism of redistribution of defects after cycling.

4.5 Conclusions

In summary, we have investigated the data retention and imprint characteristics of 10 nm-HZO films accelerated by temperature. Shifts in the polarization-voltage hysteresis were observed in a pre-poled ferroelectric based on baking temperature (65 °C ~ 110 °C) and time (1 hour to 200 hours). After baking to 95 °C, this shift is close to the coercive voltage of the ferroelectric, and the stability of polarization is degraded due to back-switching. The amount of voltage shift corresponds to the defects accumulating at the interface and using longer switching pulses or switching cycles can de-trap these charges from the interface. It was seen that the

devices that were baked at 95 °C and 110 °C, show less than 20 hours lifetime when 5 μ s pulses were used. Increasing the pulse width to 1 ms showed a strong recovery effect, demonstrating a stable operation for close to 10 years. Some of the retention tests in the literature use long write-pulse widths ($\sim$ 1 ms) for their retention and imprint tests^{23,25-26}, which are impractical and may show optimistic ferroelectric device lifetime. Additionally, after 10^5 switching cycles at 2.5 V, the devices degraded by a 95 °C baking for 200 hours, showed almost complete recovery.

4.6 References

- (1) Park, M. H.; Lee, Y. H.; Kim, H. J.; Kim, Y. J.; Moon, T.; Kim, K. D.; Müller, J.; Kersch, A.; Schroeder, U.; Mikolajick, T.; Hwang, C. S. Ferroelectricity and Antiferroelectricity of Doped Thin HfO₂-Based Films, *Adv. Mater.* **2015**, *27*, 1811-1831.
- (2) Mueller, S. Ferroelectric HfO₂ and Its Impact on the Memory Landscape, 2018 IEEE *Int. Memory Workshop*, **2018**, pp. 1-4.
- (3) Kim, H. J.; An, Y.; Jung, Y. C.; Mohan, J.; Yoo, J. G.; Kim, Y. I.; Hernandez-Arriaga, H.; Kim, H. S.; Kim, J.; Kim, S. J. Low-Thermal-Budget Fluorite-Structure Ferroelectrics for Future Electronic Device Applications, *Phys. Status Solidi RRL*, **2021**, *15*, 2100028.
- (4) Hyun, S. D.; Park, H. W.; Park, M. H.; Lee, Y. H.; Lee, Y. B.; Kim, B. Y.; Kim, H. H.; Kim, B. S.; Hwang, C. S. Field-Induced Ferroelectric Hf_{1-x}Zr_xO₂ Thin Films for High-k Dynamic Random-Access Memory, *Adv. Electronic Mater.*, **2020**, *6*, 2000631.
- (5) Jung, Y. C.; Mohan, J.; Hwang, S. M.; Kim, J. -H.; Le, D. N.; Sahota, A.; Kim, N.; Hernandez-Arriaga, H.; Veyan, J. -F.; Kim, S. J.; Choi, R.; Kim, J. A Novel Combinatorial Approach to the Ferroelectric properties in Hf_xZr_{1-x}O₂ Deposited by Atomic Layer Deposition, *Phys. Status Solidi RRL*, **2021**, *15*, 2100053.
- (6) Müller, J.; Böschke, T. S.; Müller, S.; Yurchuk, E.; Polakowski, P.; Paul, J.; Martin, D.; Schenk, T.; Khullar, K.; Kersch, A.; Weinreich, W.; Riedel, S.; Seidel, K.; Kumar, A.; Arruda, T. M.; Kalini, S. V.; Schlösser, T.; Boschke, R.; van Bentum, R.; Schröder, U.; Mikolajick, T. Ferroelectric hafnium oxide: A CMOS-compatible and highly scalable approach to future ferroelectric memories, *2013 IEEE International Electron Devices Meeting*, **2013**, pp. 10.8.1-10.8.4.
- (7) Kim, S. J.; Mohan, J.; Summerfelt, S. R.; Kim, J. Ferroelectric Hf_{0.5}Zr_{0.5}O₂ Thin Films: A Review of Recent Advances. *JOM*, **2019**, *71*, 246–255.
- (8) Fengler, F. P. G.; Pešić, M.; Starschich, S.; Schneller, T.; Böttger, U.; Schenk, T.; Park, M. H.; Mikolajick, T.; Schroeder, U.; Comparison of Hafnia and PZT Based Ferroelectrics for Future Non-Volatile FRAM Applications, *2016 46th European Solid-State Device Research Conference*, **2016**, pp. 369-372.
- (9) Kim, S. J.; Mohan, J.; Lee, J.; Lee, J. S.; Lucero, A. T.; Young, C. D.; Colombo, L.; Summerfelt, S. R.; San, T.; Kim, Effect of Film Thickness on the Ferroelectric and Dielectric Properties of Low-Temperature (400°C) Hf_{0.5}Zr_{0.5}O₂ films, *J. Appl. Phys. Lett.*, **2018**, *112*, 172902.
- (10) Khan, A. I.; Keshavarzi, A.; Datta, S. The future of ferroelectric field-effect transistor technology, *Nature Electronics*, **2020**, *3*, 588-597.

- (11) Sessi, V.; Simon, M.; Mulaosmanovic, H.; Pohl, D.; Loeffler, M.; Mauersberger, T.; Fengler, F. P. G.; Mittmann, T.; Richter, C.; Slesazek, S.; Mikolajick, T.; Weber, W. M. A silicon Nanowire Ferroelectric Field-effect Transistor, *Adv. Electron. Mater.*, **2020**, 6, 1901244.
- (12) Kim, S. J.; Mohan, J.; Lee, J. S.; Kim, H. S.; Lee, J.; Young, C. D.; Colombo, L.; Summerfelt, S. R.; San, T.; Kim, J. Stress-Induced Crystallization of thin $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ Films: The Origin of Enhanced Energy density with Minimized Energy Loss for Lead-free Electrostatic Energy Storage Applications, *ACS Appl. Mater. & Interfaces*, **2019**, 11, 5208-5214.
- (13) Ali, F.; Zhou, D.; Ali, M.; Ali, H. W.; Daa'im, M.; Khan, S.; Hussain, M. M.; Sun, N. Recent Progress on Energy-Related Applications of HfO_2 -Based Ferroelectric and Antiferroelectric Materials, *ACS Appl. Electron. Mater.*, **2020**, 2, 2301-2317.
- (14) Kim, M. -K.; Lee, J. -S.; Ferroelectric Analog Synaptic Transistors, *Nano Lett.*, **2019**, 19, 2044-2050.
- (15) Ryu, H.; Wu, H.; Rao, F.; Zhu, W. Ferroelectric Tunneling Junctions Based on Aluminum Oxide/ Zirconium-Doped Hafnium Oxide for Neuromorphic Computing, *Sci. Rep.*, **2019**, 9, 20383.
- (16) Lyu, X.; Si, M.; Shrestha, P. R.; Cheung, K. P.; Ye, P. D. First Direct Measurement of Sub-Nanosecond Polarization Switching in Ferroelectric Hafnium Zirconium Oxide, *2019 IEEE International Electron Devices Meeting*, **2019**, pp. 15.2.1-15.2.4,
- (17) Grossmann, M.; Lohse, O.; Bolten, D.; Waser, R.; Hartner, W.; Schindler, G.; Dehm, C.; Nagel, N.; Joshi, V.; Solayappan, N.; Derbenwick, G. Imprint in Ferroelectric $\text{SrBi}_2\text{Ta}_2\text{O}_9$ capacitors for non-volatile memory applications, *Integrated Ferroelectrics*, **1998**, 22, 95-107.
- (18) Rodriguez, J. A.; Remack, K.; Boku, K.; Udayakumar, K. R.; Aggarwal, S.; Summerfelt, S. R.; Celii, F. G.; Martin, S.; Hall, L.; Taylor, K.; Moise, T.; McAdams, H.; McPherson, J.; Bailey, R.; Fox, G.; Depner, M. Reliability Properties of Low-Voltage Ferroelectric Capacitors and Memory Arrays, *IEEE Transactions on Device and Materials Reliability*, **2004**, 4, 436-449.
- (19) Inoue, N.; Hayashi, Y. Effect of Imprint on Operation and Reliability of Ferroelectric Random Access Memory (FeRAM), *IEEE Transactions on Electron Devices*, **2001**, 48, 2266-2272.
- (20) Kozodaev, M. G.; Chernikova, A. G.; Korostylev, E. V.; Park, M. H.; Khakimov, R. R.; Hwang, C. S.; Markeev, A. M. Mitigating wakeup effect and improving endurance of ferroelectric $\text{HfO}_2\text{-ZrO}_2$ thin films by careful La-doping. *J. Appl. Phys.*, **2019**, 125, 034101.

- (21) Pešić, M.; Fengler, F. P. G.; Larcher, L.; Padovani, A.; Schenk, T.; Grimley, E. D.; Sang, X.; LeBeau, J. M.; Slesazek, S.; Schroeder, U.; Mikolajick, T. Physical Mechanisms behind the Field-Cycling Behavior of HfO₂-Based Ferroelectric Capacitors. *Adv. Funct. Mater.*, **2016**, 26, 4601-4612.
- (22) Zhou, L. S.; Shi, Z.; Hoffmann, M.; Mikolajick, M.; Schroeder, U. Involvement of Unsaturated Switching in the Endurance Cycling of Si-doped HfO₂ Ferroelectric Thin Films, *Adv. Electron. Mater.*, **2020**, 6, 2000264.
- (23) Lomenzo, P. D.; Slesazek, S.; Hoffmann, M.; Schroeder, U.; Max, B.; Mikolajick, T. Ferroelectric Hf_{1-x}Zr_xO₂ memories: device reliability and depolarization fields, *2019 19th Non-Volatile Memory Technology Symposium*, **2019**, pp. 1-8.
- (24) Mohan, J.; Hernandez-Arriaga, H.; Jung, Y. C.; Onaya, T.; Nam, C. -Y.; Tsai, E. H. R.; Kim, S. J.; Kim, J. Ferroelectric polarization retention with scaling of Hf_{0.5}Zr_{0.5}O₂ on silicon, *Appl. Phys. Lett.*, **2021**, 118, 102903.
- (25) Mueller, S.; Muller, J.; Schroeder, U.; Mikolajick, T. Reliability Characteristics of Ferroelectric Si:HfO₂ Thin Films for Memory Applications, *IEEE Transactions on Device and Materials Reliability*, **2013**, 13, 93-97.
- (26) Pešić, M.; Schroeder, U.; Slesazek, S.; Mikolajick, T. Comparative study of Reliability of Ferroelectric and Anti-Ferroelectric Memories, *IEEE Transactions on Device and Materials Reliability*, **2018**, 18, 154-162.
- (27) Florent, K.; Lavizzari, S.; Piazza, L. D.; Popovici, M.; Duan, J.; Groeseneken, G.; Houdt, J. V. Reliability Study of Ferroelectric Al:HfO₂ Thin Films for DRAM and NAND applications, *IEEE Transactions on Electron Devices*, **2017**, 64, 4091-4098.
- (28) Mueller, S.; Summerfelt, S. R.; Muller, J.; Schroeder, U.; Mikolajick, T. Ten-Nanometer Ferroelectric Si:HfO₂ for Next-Generation FRAM capacitors, *IEEE Electron Device Letters*, **2012**, 33, 1300-1302.
- (29) Kim, S. J.; Narayan, D.; Lee, J. -G.; Mohan, J.; Lee, J. S.; Lee, J.; Kim, H. S.; Byun, Y. -C.; Lucero, A. T.; Young, C. D.; Summerfelt, S. R.; San, T.; Colombo, L.; Kim, J. Large ferroelectric polarization of TiN/Hf_{0.5}Zr_{0.5}O₂/TiN capacitors due to stress-induced crystallization at low thermal budget, *Appl. Phys. Lett.*, **2017**, 111, 242901.
- (30) Kim, S. J.; Mohan, J.; Kim, H. S.; Hwang, S. M.; Kim, N.; Jung, Y. C.; Sahota, A.; Kim, K.; Yu, H. -Y.; Cha, P. -R.; Young, C. D.; Choi, R.; Ahn, J.; Kim, J. A Comprehensive Study on the Effect of TiN Top and Bottom Electrodes on Atomic Layer Deposited Ferroelectric Hf_{0.5}Zr_{0.5}O₂ Thin Films, *Materials*, **2020**, 13, 2968.

- (31) Traynor, S. D.; Hadnagy, T. D.; Kammerdiner, L. Capacitor Test Simulation of Retention and Imprint Characteristics for Ferroelectric Memory Operation, *Integrated Ferroelectrics*, **1996**, 16, 63-76.
- (32) Mehta, R. R.; Silverman, B. D.; Jacobs, J. T. Depolarization Fields in Thin Ferroelectric Films, *Journal of Applied Physics*, **1973**, 44, 3379-3385.
- (33) Grossmann, M.; Lohse, O.; Bolten, D.; Boettger, U.; Schneller, T.; Waser, R. The interface Screening Model as Origin of Imprint in $\text{PbZr}_x\text{Ti}_{1-x}\text{O}_3$ Thin Films. I. Dopant, illumination and bias dependence, *Journal of Applied Physics*, **2002**, 92, 2680-2687.
- (34) Rhun, G. L.; Bouregba, R.; Poullain, G. Polarization Loop Deformations of an Oxygen Deficient $\text{Pb}(\text{Zr}_{0.25}\text{Ti}_{0.75})\text{O}_3$ Ferroelectric Thin Film, *Journal of Applied Physics*, **2004**, 96, 5712-5721.
- (35) Ma, T. P.; Han, J. -P. Why is Nonvolatile Ferroelectric Memory Field-Effect Transistor still Elusive?, *IEEE Electron Device Letters*, **2002**, 23, 286-288.
- (36) Arlt, G.; Neumann, H. Internal Bias in Ferroelectric Ceramics: Origin and Time Dependence, *Ferroelectrics*, **1988**, 87, 109-120.
- (37) Higashi, Y.; Kaczer, B.; Verhulst, A. S.; O'Sullivan, B. J.; Ronchi, N.; McMitchell, S. R. C.; Banerjee, K.; Di Piazza, L.; Suzuki, M.; Linten, D.; Van Houdt, J. Investigation of Imprint in FE- HfO_2 and Its Recovery, *IEEE Transactions on Electron Devices*, **2020**, 67, 4911-4917.
- (38) Capron, N.; Braqvist, P.; Pasquarello, A.; "Migration of oxygen vacancy in HfO_2 and across $\text{HfO}_2/\text{SiO}_2$ interface: A first-principle investigation", *Applied Physics Letters*, **2007**, 91, 192905.
- (39) Matveyev, Y.; Negrov, D.; Chernikova, A.; Lebedinskii, Y.; Kiratev, R.; Zarubin, S.; Suvorova, E.; Gloskovskii, A.; Zenkovich, A. "Effect of polarization reversal in ferroelectric $\text{TiN}/\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2/\text{TiN}$ devices on electronic conditions at interfaces studied in operando by hard X-ray photoemission spectroscopy", *ACS Applied Materials and Interfaces*, **2017**, 9(49), 43370-43376.

CHAPTER 5

SCALING FERROELECTRIC HZO ON SILICON TO REDUCE THE EOT TO LESS THAN 1 nm AND THE EFFECTS OF BUILT-IN FIELD

5.1 Preface

To realize ferroelectric devices for FET applications, reducing the EOT of the gate oxide, while maintaining the ferroelectric properties of the oxide is crucial. In this work, the key focus is to investigate scalability of ferroelectric HZO films as a gate dielectric by reduction in the thickness of the ferroelectric films and reduction in the thickness of the interfacial SiO_x formed due to integration with silicon. The direct integration of ferroelectric HZO ($\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$) on silicon, and achieving ferroelectric properties in HZO thickness less than 5 nm thick was studied. By correlating the electrical measurements to high energy synchrotron Grazing Incidence X-ray diffraction (GI-XRD) and high-resolution transmission electron microscope (HR-TEM), the lowest EOT of 0.9 nm was extracted using 5 nm HZO, while confirming the presence of the ferroelectric phase. A direct observation of oxygen scavenging from the bottom SiO_x interfacial layer was also observed in 3 nm HZO after the 400 °C annealing process. 4 nm or thinner HZO, however, shows amorphous phase with 400 °C PMA annealing. The effects of re-annealing to higher temperatures on the ferroelectric phase crystallization in HZO thin films was also studied. Also, the effect of voltage dividing and the built-in field generated due to integration of ferroelectric films on silicon substrates was studied carefully using degenerate silicon substrates.

The contents of this chapter are mainly divided into two sub-sections, (i) focusing on scaling and reducing the EOT of the ferroelectric/dielectric, and (ii) study of the built-in field issues of ferroelectric devices integrated on silicon. The first section includes contents which is

unpublished, and the manuscript is under preparation for a peer reviewed journal. The second section includes the published material entitled “*ferroelectric polarization retention with scaling of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ on silicon*” by *Applied Physics Letters* and is reprinted from Ref [33]. Copyright (2021) AIP Publishing. The authors are Jaidah Mohan, Heber Hernandez-Arriaga, Yong Chan Jung, Takashi Onaya, Chang-Yong Nam, Esther H. R. Tsai, Si Joon Kim and Jiyoung Kim. In this work, my contribution was to design the experiments, perform the fabrication, characterization, data analysis, TEM imaging and preparation of the manuscript. Dr. H. H. Arriaga, Y. C. Jung, T. Onaya helped with the fabrication and Prof. Sijoon Kim gave valuable inputs in preparing the manuscript. C. Y. Nam and E. Tsai helped in performing beamline experiments at Brookhaven National Laboratory. Prof. Jiyoung Kim guided the experiments and contributed to the manuscript.

This work was supported by Samsung Advanced Institute of Technology (SAIT).

5.2 Scaling ferroelectric HZO on silicon and reducing the EOT to less than 1nm

5.2.1 Introduction

To realize ferroelectric (FE) $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ (HZO) as a gate dielectric for logic devices, scaling the equivalent oxide thickness (EOT) to less than 1 nm while maintaining the orthorhombic phase is a crucial step. In this study, we will employ two different strategies to reduce the EOT. Firstly, we scaled HZO thickness on SC-1 and HF last processes on silicon. (O_3 was used as an oxidant for the deposition of HZO films) Secondly, the role of TiN electrode in scavenging effects¹ with reducing thickness of HZO has to be studied.

There could be several challenges for this study. (i) Maintaining the orthorhombic phase of the FE layer for HZO for thickness less than 4 nm. (ii) Also, it is not clear if scavenging effects of TiN can affect the ferroelectric phase stability of the HZO layer.

From the list of oxides which are energetically more favorable than SiO_x , metal electrodes will be deposited such that the interfacial SiO_x layer thickness can be reduced. Based on the reaction equilibrium in equation 1, if ΔG is positive, reduction of SiO_2 is more favorable. The list of all oxides which are energetically more favorable than SiO_2 is shown in Table 1.




Table 5.1: List of oxides that are energetically less favorable for the forward reaction of equation (1) ²

MO_x	$\Delta G^\circ 1000\text{K}$
La_2O_3	-98.48
Nd_2O_3	-101.692
Gd_2O_3	-101.549
TiO	-17.849
Ti_2O_3	-35.432
TiO_2	-7.527
ZrO_2	-42.326
HfO_2	-47.648

Furthermore, extracting the capacitance oxide thickness (CET) and equivalent oxide thickness (EOT) of scaled devices could be tricky due to the leakage currents and parasitic capacitances. CVC modeling³⁴ was used to extract the EOT carefully.

5.2.2 Experimental : HF last and SC-1 last processes

The low doped p-Si ($10^{15}/\text{cm}^3$) was used as the substrate for the EOT scaling study. The standard RCA cleaning procedure³⁵ is done at UTD cleanroom. The steps for the RCA cleaning procedure are shown in Figure 5.1.




Figure 5.1: Standard RCA cleaning procedures done at the UT Dallas cleanroom

Each of the RCA cleaning steps is done using individual quartz baths reserved for only that chemical so that there is no presence of unwanted impurities from the container. After RCA cleaning, the silicon surface was hydrophobic, indicating that all the SiO_2 is removed, and Si-H bonds have been formed.³⁻⁵ Two types of processes have been used, the first process, called the “HF last process” involves RCA cleaning with HF cleaning as the last step and the other process

called the “SC1 last process” which involves RCA cleaning and then further treatment with SC1, i.e., $\text{NH}_4\text{OH}:\text{H}_2\text{O}_2:\text{H}_2\text{O}$ in the ratio 1:1:5 at 80°C . SC1 treatment for 5 mins results in a saturated 1.2 nm Chemical SiO_2 on the silicon surface.³⁵ This process is done because direct deposition of HZO on silicon results in the formation of silicate which can be the source of interface traps in the gate oxide. The ellipsometry measurements done after the SC-1 last process (shown in Figure 5.2) shows 1.23 nm of chemical SiO_x formation after SC-1 last process.




Figure 5.2: Ellipsometry showing wafer uniformity of chemical SiO_2 grown on silicon substrate using SC-1 last process after RCA cleaning procedures.

The fabrication process is shown in Figure 4. After RCA cleaning, HZO is deposited using thermal ALD at 250°C using TDMA-Hafnium, TDMA-Zirconium or O_3 as the Hf-precursor, Zr-precursor and oxidant source respectively. 90 nm TiN is deposited using RF magnetron sputtering using a titanium target Ar and N_2 gas at 250 W. After TiN deposition, Rapid thermal annealing (RTA) is done at 400°C for 60 s in N_2 ambient. A standard photolithographic/etching process is done and Au/Pd is used as a hard mask for the TiN etching process to form capacitors.




Figure 5.3 : shows the detailed fabrication process flow for making MFIS capacitors

5.2.3 Results and Discussions

Using the HF last process and O_3 as oxidant for the ALD deposition, $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ of various thickness (10 nm, 7 nm, 6 nm, 5 nm, 4 nm and 3 nm) were deposited on the RCA cleaned silicon surface. Capacitors of 50 μm , 75 μm and 100 μm were fabricated. The Capacitance Voltage (C-V) curves at 10 kHz and 100 kHz annealed at 400 °C are shown in Figure 5.4. As the HZO thickness decreases, the observed hysteresis in the CV curves also decreases, because of a decrease in fixed oxide charges. The presence of “humps” in the CV curves indicate the presence of interface trapped charges. The amount of frequency dispersion between 10 kHz and 100 kHz CV curves was almost 5% for various thickness of deposited HZO, indicating lower impact of parasitic and leakage current components in the measurements (parasitic components can arise from the measurement circuit).




Figure 5.4 : Capacitance-voltage curves for HF last process for various thickness of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ annealed at 400°C at 10 kHz and 100 kHz frequencies.

4-5 nm HZO was found to be the region of phase-transition from ferroelectric to amorphous at 400°C. EOT was extracted from the CVC analysis of the CV curves. The slope of EOT vs HZO thickness can be used to extract the dielectric constant of the HZO layer, and the intercept can be used to estimate the thickness of the interface $\text{SiO}_x/\text{silicate}$. From the CVC fitting, as shown in Figure 5.5, a dielectric constant of 35 was extracted between HZO thickness of 10 nm to 5 nm for HF last process. This agrees with the dielectric constant of -O phase HZO reported in the literature.^{5,9,10} Below 5 nm, a different slope of dielectric constant of 18 was extracted.

$$EOT = 3.9 \times t_{\text{HZO}} / \epsilon_{\text{HZO}}$$

The dielectric constant of 35, corresponds to the dielectric constant of the ferroelectric o-phase HZO. The films below 4 nm can be expected to be amorphous with a dielectric constant of 18. It is also to be noted that below 4 nm HZO there is a possibility of SiO_x scavenging at 400°C by the TiN electrode. This could be the reason for lower extracted dielectric constant than the theoretical (~22-24) dielectric constant of amorphous HZO.




Figure 5.5: EOT extracted from C-V curves for different thickness of HZO annealed at 400°C using H₂O as oxidant for HF last process. Blue dot shows the 5 nm HZO fabricated during a different batch with high EOT of 0.9 nm.

Additionally, it can be seen from Figure 5.6 that as the thickness of HZO decreases, there is an increase in leakage current, and a decrease in breakdown voltage in the accumulation region (negative applied voltage) as expected. The leakage current in the depletion region (positive applied voltage region) also increases as HZO thickness decreases.




Figure 5.6: Leakage currents for HF last process for various thickness of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ annealed at 400°C

Similarly, when using SC1 last process, as the HZO thickness decreases, the observed hysteresis in the CV curves also decreases, because of decrease in fixed oxide charges. The amount of frequency dispersion between 10 kHz and 100 kHz CV curves was almost 10% for various thicknesses of deposited HZO, indicating that the interface is thickness reduces, leading to higher leakage current during measurements. The EOT was also extracted from the CVC analysis of the CV curves. From the CVC fitting as shown in Figure 5.7, the dielectric constant of 35 was extracted between HZO thicknesses of 10 nm to 5 nm using SC1 last process. Below 5 nm, a different slope of dielectric constant of 20 was extracted.




Figure 5.7: EOT extracted from C-V curves for different thickness of HZO annealed at 400°C using H₂O as oxidant for SC1 last process.

High resolution transmission electron microscopy (HR-TEM) was used to measure the thickness of the interfacial SiO_x/silicate layer, and to confirm the presence of the ferroelectric o-phase in the HZO layer. Crystalline grains with d-spacing of 2.94Å, which is the d-spacing of orthorhombic (111) phase was observed in the TEM images of 5 nm HZO on HF last silicon using O₃ as oxidant, annealed at 400 °C as shown in Figure 5.8. 1nm interfacial silicate/ SiO_x layer was observed at the interface of HZO and silicon.




Figure 5.8: TEM images showing uniform crystalline orthorhombic grains of 5 nm HZO using O_3 on HF-last silicon.

Also, from the HR-TEM images of HZO on SC1 last silicon, when the thickness of HZO is decreased to 3 nm, and the annealing process is performed at 400 °C after the TiN top electrode deposition, a decrease in the bottom interfacial SiO_x layer thickness from 1.3 nm to less than 0.7 nm was observed as shown in Figure 5.9. This effect can be explained because of the scavenging of SiO_x to the TiN electrode.




Figure 5.9: HR-TEM images of 4 nm and 3 nm HZO using O_3 on SC1 last process.

At thickness below 5 nm HZO, laboratory-based GI-XRD cannot provide the resolution to identify the o-phase peaks (the X-ray beam intensities are too small to get detectable diffraction resolution). Hence, The X-ray analysis was conducted at 12-ID beamline at the National Synchrotron Light Source-II (NSLS-II) located in Brookhaven National Laboratory, NY. The incident angle was set at 0.15° . This angle was chosen such that there is minimum intensity from the background Si peaks and maximum intensity from the HZO layer. Based on the X-ray intensity, the depth of penetration of the X-rays for the incident angle of 0.15° is approximately 7 nm. The samples were characterized under dynamic vacuum environment (<1 mTorr) to minimize non-sample scattering intensities. A background scattering pattern is also subtracted from the scattering patterns to reduce instrument originated contributions.




Figure 5.10: GI-WAXS on 6 nm, 4 nm and 3 nm HZO deposited using O_3 on SC1 last silicon annealed at different temperatures.

It is seen from Figure. 5.10, that 6 nm HZO films can be crystallized to the ferroelectric phase by rapid annealing at 400°C for 1 min but 4 nm HZO requires 600°C for complete film crystallization. At 500°C , partial crystallization was observed, which is indicated by a lower

peak intensity. Annealing 3 nm HZO even to 600 °C does not show the desired -O phase for HZO, as confirmed by GI-WAXS.

To compare the EOT of o-phase HZO, and the EOT of films which are amorphous, MOSCAPs were fabricated using amorphous HZO without any annealing process. As shown in Figure 5.11, without the annealing process, the dielectric constant for HZO was 24 and 26 for HZO deposited on HF last and SC1 last silicon, using O₃ as oxidant. It should also be noted that without the annealing process, the scavenging effects of the SiO_x interface will not be significant.




Figure 5.11: EOT extracted for non-annealed Hf_{0.5}Zr_{0.5}O₂ on HF last and SC1 last silicon using O₃ as the oxidant.

At 400 °C annealing, the EOT extracted for 5 nm HZO using O₃ on SC1 last silicon showed the lowest EOT of 0.9 nm while maintaining the desired ferroelectric o-phase. The 3 nm HZO using HF/SC1 last has an EOT of 0.8 nm, but the films are amorphous in nature. Further annealing to higher temperatures (500 °C) can help in obtaining the ferroelectric phase in 4 nm

and below but there could be a trade-off between the device leakage currents at higher temperatures which need to be studied extensively.

5.3 Ferroelectric polarization retention with scaling of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thickness on silicon

5.3.1 Introduction

Over the past few decades, ferroelectricity has been extensively studied for non-volatile memory (NVM) and ferroelectric field-effect transistor (FeFET) applications.⁵⁻⁸ Since the recent discovery of ferroelectricity in very thin doped- HfO_2 films^{5,6}, a great deal of interest has been kindled in the semiconductor community because ferroelectric HfO_2 can be readily integrated with complementary-metal-oxide-semiconductor (CMOS) without concern about material compatibility issues faced by conventional FEs like $\text{Pb}(\text{Zr,Ti})\text{O}_3$ (PZT) and $\text{SrBi}_2\text{Ta}_2\text{O}_9$ (SBT).¹¹⁻¹⁴ In particular, there has been a focus on the interactions between ferroelectric/dielectric (FE/DE) bilayers and metal-ferroelectric-insulator-Si (MFIS) structures. These stacks are of great interest because of the predicted and observed “charge boosting” that renders the semiconductor surface potential higher than the applied voltage.^{15,16} Also, understanding MFIS structures is of high importance for FeFETs, which have been investigated for the fabrication of analog type non-volatile memristors for neuromorphic and steep slope device applications.¹⁷⁻²⁰

It has been discussed in the literature that the presence of depolarization fields in a FE/DE/semiconductor heterostructure leads to the reduction in the measured remnant polarization (P_r) values.^{6,21,22} Meanwhile, it is also expected that capacitance matching between the FE and interface layers lead to the formation of a built-in potential due to the charge continuity between FE polarization (P_{FE}) and charge of the interface layer, without the presence

of an external bias.²³ There are, however, not many experimental reports discussing the effects of the built-in potential on FE characteristics in MFIS structures. In this section, the FE polarization retention for 6 sec, as a function of FE thickness in MFIS capacitors using degenerate Si as a conducting bottom electrode was investigated, in order to avoid significant Si depletion effects. Using a series connection between a 7 nm $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ (HZO) metal-FE-metal (MFM) capacitor and a 5 nm HfO_2 metal-oxide-semiconductor (MOS) capacitor with degenerate n-Si as the bottom electrode, we have also directly measured a residual voltage at the MFM and MOS interface node after the FE switching process at the ground state (at $0V_{\text{appl}}$).

5.3.2 Experimental Methods

HZO thicknesses of 20, 10, 7, and 5 nm were deposited directly on top of HF treated n-type degenerate Si substrate (10^{20} /cm³ doping density and a resistivity of $\sim 0.001 \text{ } \Omega\cdot\text{cm}$). Degenerate Si was used to circumvent the effects of voltage dividing and depletion capacitance in the semiconductor layer. HZO was deposited with a Hf:Zr ratio of 1:1 using atomic layer deposition (ALD, Cambridge Nanotech Savannah S100). Tetrakis-dimethylamido-hafnium ($\text{Hf}[\text{N}(\text{CH}_3)_2]_4$, TDMA-Hf, Aldrich), tetrakis-dimethylamido-zirconium ($\text{Zr}[\text{N}(\text{CH}_3)_2]_4$, TDMA-Zr, Aldrich), and O_3 were used as the Hf-precursor, Zr-precursor, and oxygen source, respectively. High concentration O_3 (400 g/m³) used in this work was formed by an O_3 generator (OP-250H, Toshiba-Mitsubishi-Electric Industrial Systems Corporation (TMEIC)). The wafer temperature was set to 250 °C during HZO deposition and the growth rate per supercycle of HfO_2 and ZrO_2 was ~ 0.2 nm/supercycle. RF magnetron sputtering was used to deposit 70 nm TiN as a top electrode (TE). Rapid thermal annealing (RTA) at 450 °C was done for 60 s in N_2 ambient. MFIS capacitors were fabricated using a conventional photolithography and etching

using a Pd/Au hard mask. The over-etching values are estimated by linear extrapolation of device diameter as a function of the square root of the capacitance. To corroborate the presence of FE orthorhombic phase (O-phase), grazing incidence-wide angle X-ray scattering (GI-WAXS) was performed at 12-ID SMI beamline at the National Synchrotron Light Source-II (NSLS-II) at Brookhaven National Laboratory.

5.3.3 Results and Discussions

The incident angle was set at a low angle of 0.15° , such that there is minimized intensity from the background Si peaks, and the intensity from the HZO layer is maximized. Based on the X-ray intensity, the X-ray penetration depth at 0.15° incidence angle is approximately 7 nm.²⁰ Figure 5.12(a) shows the GI-WAXS spectra of HZO films of various thicknesses. The diffraction peaks in the spectra are identified to be originating from a polycrystalline O-phase HZO. Even the 5 nm HZO annealed at 450°C shows good O-phase formation without the observation of the equilibrium non-polar monoclinic phase (M-phase). It can also be observed that the O(111) peak maximum of 20 nm HZO (d-spacing $\sim 2.93\text{ \AA}$) does not exactly overlap with those of 10, 7 and 5 nm HZO (d-spacing $\sim 2.96\text{ \AA}$). This observation can be attributed to the presence of a less tensile strained 20 nm HZO poly-crystalline film⁹. Also, a broader O(111) peak can be observed in the 20 nm HZO sample. This peak can be deconvoluted to the M(111) phase with d-spacing $2.84\text{ \AA}$. $M(11\bar{1})$ peaks with d-spacing of $3.15\text{ \AA}$ can also be observed in the 20 nm HZO sample. These results indicate that for HZO thickness of 20 nm HZO and above, the tensile stress generated from the TiN top electrode is insufficient for complete O-phase crystallization and the equilibrium m-phase of HZO can also be observed.^{7,25}




Figure 5.12: (a) GI-WAXS spectra showing the diffraction peaks of HZO films with different thickness using an incidence angle of 0.15° . (b) Low magnification TEM image of 5 nm HZO based MFIS structure and cross-sectional HR-TEM image of 5 nm HZO showing crystalline behavior.

Figure 5.12(b) shows the cross-sectional high-resolution transmission electron microscopy (HR-TEM, JEOL JEM-2100F) images of the 5 nm HZO-based MFIS capacitor that was annealed at 450°C after TiN TE deposition. Using the electron diffraction patterns obtained by using the fast Fourier transformation (FFT), the interplanar distance (d) of the HZO layer was calculated to be $2.96\text{ \AA}$. This spacing is consistent with the d -spacing of O(111) using Bragg's law and is also consistent with the GI-WAXS results. The o-phase polycrystalline grains with

sizes up to 30 nm were observed. The thickness of the interfacial layer obtained from the 5 nm MFIS capacitors was 1 nm, as measured by HR-TEM.




Figure 5.13: P-E hysteresis results showing the FE properties of HZO based MFIS capacitors of various thicknesses (5, 7, 10, and 20 nm) measured at different applied electric fields (red, blue and black curves represent different applied electric fields).

Figure 5.13 shows the polarization-electric field (P-E) hysteresis curves of HZO-based MFIS capacitors measured using a semiconductor parameter analyzer (Keithley 4200-SCS). The P-E hysteresis loops were measured at 25 kHz as this frequency has minimal effects on leakage current and RC delay. The electric fields of MFIS capacitors were calculated using $E=V/d$, where d is the total thickness of the FE and DE stack, and V is the applied voltage. All electrical

measurements were performed on circular device pads with 75 μm diameter. No wake-up type behavior is observed in MFIS capacitors using FE HZO. The 10 nm HZO sample annealed at 450 $^{\circ}\text{C}$ after TiN TE deposition exhibits the largest $+P_r$ of 23 $\mu\text{C}/\text{cm}^2$ without any relaxation. The P_r for 20, 7, and 5 nm HZO were 21, 21 and 20 $\mu\text{C}/\text{cm}^2$ respectively (10% change in $+P_r$). The slightly decreasing P_r with decreasing thickness of HZO is due to the smaller grain size of HZO. This trend is similar in all FE materials and arises as an increase in grain boundaries can hinder the motion of domains²². For thickness of 20 nm, the presence of an additional non-FE m-phase reduces the P_r , as confirmed by the GI-WAXS results. This trend is similar to the observations in HZO-based MFM capacitors^{14,28}. It can also be seen from Figure. 5.13 that, the P-E hysteresis curves do not form a closed loop. This is possibly due to n-degenerate Si as a bottom electrode²³. The FE coercive field (E_c) for the 20, 10, 7, and 5 nm HZO MFIS capacitors was observed to be 2.0, 2.7, 3.0 and 4.0 MV/cm respectively. This increase in E_c with decrease in FE thickness, can be attributed to the role of the interfacial layer. This indicates that with decreasing FE thickness and for a fixed interface layer thickness, the interface plays a more prominent role in the applied voltage dividing. By simple capacitor-based voltage dividing (using the capacitances of HZO and interface layer), the net electric field to the FE layer, for FE saturation is between 2 to 2.5 MV/cm for all thicknesses of HZO. These values are consistent with the values obtained for MFM capacitors²⁷. The breakdown field also increases as HZO is scaled down because of the relatively higher breakdown field for the interfacial layer compared to the HZO layer. The leakage current and breakdown field data are summarized in Figure 5.14.




Figure 5.14: (a) Plot of effective breakdown field vs. HZO thickness, and (b) plot of current density at ± 3 MV/cm operation for different thickness of HZO.

The trapezoidal WRITE/READ voltage-time pulses were applied to the MFIS capacitors. The pulse details and the measurement setup is similar to our previous studies.^{14,27} The pulse timing parameters were chosen such that a fast measurement is used with minimal RC delay effects. The first pulse in a measurement pulse train is used as a conditioning pulse (WRITE) to polarize the FE in one direction at the saturation field of approximately ± 5 MV/cm. The second pulse (READ) is applied after 10 μ s (i.e., immediate READ) or after 6 s (i.e., delayed READ). The delay time of 10 μ s for immediate read was chosen as the shortest limit, as this is long enough to circumvent the effects of RC delay and slow domain switching. 6 s was chosen because of programming limitation between subsequent oscilloscope capture windows. It is also expected that this delay time is long enough to observe drastic retention effects, since the delayed READ is 10^6 times longer delay time than an immediate READ. By subtracting these integrated current values during switching (P_{sw}) and non-switching (P_{nsw}) pulses, the net FE polarization (P_{FE}) is extracted for different READ voltages.




Figure 5.15: (a) Comparison of the FE switching, and non-switching properties measured using WRITE immediate READ and WRITE delayed READ for 20 nm and 7 nm MFIS capacitors. (b) Comparison of the FE polarization (P_{FE}) for HZO based MFIS capacitors of different thickness (5, 7, 10, and 20 nm).

Figure 5.15(a-i) and (a-ii) show the comparison of the individual switching, non-switching, and P_{FE} values for 20 nm HZO and 7 nm HZO MFIS capacitors. There is a decrease in polarization for delayed READ, when compared to immediate READ due to FE polarization loss. In the case of 7 nm HZO, this polarization decrease is more drastic compared to 20 nm HZO as shown in Figure 5.15(a-iii). There is also a distortion in the FE behavior and a shift in E_c (~ 0.5 MV/cm) when comparing immediate READ and delayed READ. This shift has been observed in MF(I)S capacitors with PZT/Si or HZO/Ge as FE/semiconductor layers^{24,29}. From Figure 5.15(b) we find that, with decreasing thickness of the FE layer, there is a much larger

decrease in FE polarization for delayed READ, when compared to immediate READ. Hence, the amount of polarization loss is larger for thinner films (5, 7 nm HZO).

The P_{FE} loss in MFIS capacitors can be attributed to the built-in field generated in the FE layer due to charge continuity between the ferroelectric, and the interface layer. The interface layer here, is defined as the series combination of the interface silicate (SiO_x) and the silicon space charge layer. To estimate the amount of FE built-in field, a simplified series-capacitor model was assumed without considerations for leakage currents and trapped charges as shown in Figure 5.16(a). The potential generated due to the P_{FE} should match the charge of interface layer in contact with the FE.




Figure 5.16: (a) Equivalent circuit diagram of the MFIS capacitor structure. (b) Calculated built-in voltage/field in the FE layer based on different HZO thicknesses for the MFIS capacitors. (c) Amount of polarization loss observed as the HZO scales in the MFIS capacitor.

Based on the capacitance of the interface layer and the amount of P_r , the built-in voltage (V_{bi}) at the interface layer and FE layers (at zero applied voltage) can be calculated using,

$$Q_{interface} = C_{interface} V_{interface} = P_r$$

Where, $\frac{1}{C_{interface}} = \frac{1}{C_{SiO_2}} + \frac{1}{C_{SCL}}$. Linear extrapolation of $1/C_{eff}$ versus HZO thickness plot, extracted using the non-switching pulses for different thickness of HZO was used (as shown in Figure 5.17) to extract the capacitance density of the interface ($C_{interface} \sim 24 \mu F/cm^2$).




Figure 5.17: Plot of 1/effective capacitance vs. thickness of HZO. The slope can be used to extract the dielectric constant of the HZO layer, and the intercept can be used to extract the dielectric constant of the interface layer.

At ground state without any external applied voltage (V_{appl}),

$$V_{appl} = 0 = V_{FE} + V_{DE}, \quad -V_{FE} = V_{interface} = V_{bi}$$

Based on this calculation, the built-in field in the FE layer, $E_{FE} = V_{FE}/d_{HZO}$ is calculated as shown in Figure 5.16(b). It can also be seen from Figure 5.16(c) that the amount of polarization loss increases as the FE thickness scales down. It is known that for HZO based MFM capacitors, the FE E_c is constant (~ 1 - 1.5 MV/cm) for various thicknesses of HZO²⁸. As shown in Figure 5.18, the charge continuity in FE and interface layers creates a V_{bi} and the FE built-in field acts in a direction opposite to P_{FE} . Although the calculated V_{bi} is similar (~ 0.9 V)

for various thickness of HZO, the built-in field in the FE layer for 5 nm and 7 nm films is near the FE E_c of MFM HZO devices. This high FE built-in field (for example, higher than E_c) leads to accelerated immediate FE polarization loss through the ferroelectric switching process. FE domain switching due to the built-in field happens fast ($<10 \mu s$), whereas after longer time ($>10 \mu s$) trapping/de-trapping, oxygen vacancy and interface trapped charge responses, due to the built-in field can dominate the P_{FE} retention loss process.^{7,24,29} The built-in field also reduces with time through space charge redistribution as shown in Figure 5.18.




Figure 5.18: Charge distribution and built-in voltage/ built-in field for the MFIS capacitors (a) during bias, (b) immediately after the applied bias is removed ($t=0$), and (c) time t after the applied bias is removed.

It is also observed that the trend in FE polarization loss was similar in the case of degenerate p-type and n-type substrates. It is noteworthy to mention that the direction of asymmetry is also the same for both cases (pulse measurements on degenerate p- Si substrate). This could lead to the conclusion that the work function difference between asymmetric electrodes, such as TiN (~ 4.5 eV) and Si (degenerate n-type ~ 4.05 eV and degenerate p-type ~ 5.15 eV) is not the only contributing factor for the observed asymmetry. Other possible reasons for the generated asymmetry include interfacial polarization caused by interface trapped charge and disproportionate strain originating from the crystallization annealing.^{30,31}

In order to understand built-in voltage at the interface of the FE and interface layer, a series connection was made using a 7 nm HZO ferroelectric MFM capacitor and a 5nm HfO₂ MOS capacitor with degenerate Si. The voltage at the interface node between the MFM and the MOS capacitors was monitored using an oscilloscope. The role of this experiment is to show indirect evidence of built-in voltage generated in the MFIS interface due to FE polarization switching between the FE layer and the interface layer using an equivalent circuit of MFM and MOS capacitors in series.




Figure 5.19: Direct measurement of an apparent remnant voltage in the 7 nm MFM + 5 nm HfO₂ MOS capacitor (degenerate n-silicon) series connection using an oscilloscope (a) during ferroelectric switching operation (b) during non-switching operation.

A residual voltage at the node was directly observed at a ground state (0 V_{appl}) after the FE switching process, as shown in Figure 5.19(a). But for non-switching, there is no residual voltage after the applied voltage pulse goes to 0 V. This residual voltage developed in the series connection due to charge continuity can be correlated to the built-in voltage in the MFIS stack. The observation of a residual voltage at 0 V_{appl} has been well-aligned with depolarization field effects discussed by Black et al.³² Still, further systematic study is required to properly

understand the built-in potential generated between ferroelectric HZO and interface layers, and their impact on ferroelectric device reliability.

5.4 Conclusions

(i) The direct integration of ferroelectric HZO ($\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$) on silicon, achieving ferroelectric properties on HZO thickness less than 5 nm was studied. By correlating the electrical measurements to high energy synchrotron Grazing Incidence X-ray diffraction (GI-XRD) and high-resolution transmission electron microscope (HR-TEM), the lowest EOT of 0.9 nm was extracted using 5 nm HZO, while confirming the presence of the ferroelectric phase. A direct observation of scavenging of the bottom SiO_x interfacial layer was also observed in 3 nm HZO after the 400 °C annealing process. 4 nm or thinner HZO, however, shows amorphous phase with 400 °C PMA annealing. The effects of re-annealing to higher temperatures on the ferroelectric phase crystallization in HZO thin films was also studied.

(ii) The FE polarization loss of HZO- based MFIS capacitors was investigated with scaling down of FE layers from 20 to 5 nm. 20 nm HZO films show a small change (~5%) in P_{FE} between short (10 μs) and long (6 s) retention time while 5 nm thick films exhibit a large difference (~90%). The dependence of FE polarization loss on FE thickness is attributed to a built-in potential developed in the MFIS stack due to charge continuity between P_{FE} in the FE and the interface charge at ground state without external bias. A direct experimental observation confirmed that a residual voltage is developed at the node between the MFM and MOS capacitors connected in series at a ground state after the ferroelectric switching process. Proper understanding of the built-in field developed at the FE layer in an MFIS stack is crucial to enhance ferroelectric memory retention properties.

5.5 References

- (1) D. Kwon, S. Cheema, Y. -K. Lin, K. Chatterjee, A. J. Tan, C. Hu, S. Salahuddin, Near Threshold Capacitance Matching in a Negative Capacitance FET With 1 nm Effective Oxide Thickness Gate Stack, in *IEEE Electron Device Letters*, **2020**, vol. 41, no. 1, pp. 179-182.
- (2) Ando, T. Ultimate Scaling of High- κ Gate Dielectrics: Higher- κ or Interfacial Layer Scavenging? *Materials*, **2012**, vol. 5, pp. 478-500.
- (3) Kern, W. The Evolution of Silicon Wafer Cleaning Technology, *J. Electrochem. Soc.* **1990**, vol. 137, pp. 1887
- (4) Itano, M.; Kern, F. W.; Miyashita, M.; Ohmi, T. "Particle removal from silicon wafer surface in wet cleaning process," in *IEEE Transactions on Semiconductor Manufacturing*, **1993**, vol. 6, no. 3, pp. 258-267.
- (5) K. Ni, P. Sharma, J. Zhang, M. Jerry, J. A. Smith, K. Tapily, R. Clark, S. Mahapatra and Suman Datta, *IEEE Transactions on Electron Devices*, **65**, 2461, (2018).
- (6) N. Gong and T.-P. Ma, *IEEE Electron Device Letters*, **37**, 1123, (2016).
- (7) S. J. Kim, J. Mohan, S. R. Summerfelt, and J. Kim, *JOM*, **71**, 246, (2019).
- (8) S. J. Kim, J. Mohan, J. S. Lee, H. S. Kim, J. Lee, C. D. Young, L. Colombo, S. R. Summerfelt, T. San, and J. Kim, *ACS Applied Materials and Interfaces*, **11**, 5208, (2019).
- (9) T. S. Böske, J. Müller, D. Bräuhäus, U. Schröder, and U. Böttger, *Applied Physics Letters*, **99**, 102903, (2011).
- (10) M. H. Park, Y. H. Lee, H. J. Kim, Y. J. Kim, T. Moon, K. Do Kim, J. Müller, A. Kersch, U. Schroeder, T. Mikolajick, and C. S. Hwang, *Advanced Materials*, **27**, 1811, (2015).
- (11) J.-P. Han and T. P. Ma, *Applied Physics Letters*, **71**, 1267, (1997).
- (12) S. J. Kim, J. Mohan, H. S. Kim, J. Lee, S. M. Hwang, D. Narayan, J. Lee, C. D. Young, L. Colombo, G. Goodman, A. S. Wan, P. Cha, S. R. Summerfelt, T. San, and J. Kim, *Applied Physics Letters*, **115**, 182901, (2019).
- (13) S. J. Kim, D. Narayan, J. G. Lee, J. Mohan, J. S. Lee, J. Lee, H. S. Kim, Y. C. Byun, A. T. Lucero, C. D. Young, S. R. Summerfelt, T. San, L. Colombo, and J. Kim, *Applied Physics Letters*, **111**, 242901, (2017).

- (14) S. J. Kim, J. Mohan, H. S. Kim, S. M. Hwang, N. Kim, Y. C. Jung, A. Sahota, K. Kim, H.-Y. Yu, P. -R. Cha, C. D. Young, R. Choi, J. Ahn, and J. Kim, *Materials*, **13**, 2968, (2020).
- (15) W. Gao, A. Khan, X. Marti, C. Nelson, C. Serrao, J. Ravichandran, R. Ramesh, and S. Salahuddin, *Nano Letters*, **14**, 5814, (2014).
- (16) P. Zubko, J. C. Wojdeł, M. Hadjimichael, S. F.- Pena, A. Sené, I. Luk'uanchuk, J.-M. Triscone, and J. Iniguez, *Nature*, **534**, 524, (2016).
- (17) M. Seo, M. Kang, S. Jeon, H. Bae, M. Kim, K. Hwang, S. Hong, S. Choi, and Y. Choi, *IEEE Electron Device Letters*, **39**, 1445, (2018).
- (18) M. Jerry, P. Chen, J. Zhang, P. Sharma, K. Ni, S. Yu, and S. Datta, *IEEE International Electron Devices Meeting*, San Francisco, CA, USA, pp. 139-142, (2017).
- (19) M. Jerry, S. Dutta, A. Kazemi, K. Ni, J. Zhang, P.-Y. Chen, P. Sharma, S. Yu, X. S. Hu, M. Niemier, and S. Datta, *Journal of Physics D: Applied Physics*, **51**, 434001, (2018).
- (20) K. Ni, X. Yin, A. F. Laguna, S. Joshi, S. Dünkkel, M. Trentzsch, J. Müller, S. Beyer, M. Niemier, X. S. Hu, and S. Datta, *Nature Electronics*, **2**, 521, (2019).
- (21) P. D. Lomenzo, S. Slesazek, T. Mikolajick, U. Schroeder, B. Max, and T. Mikolajick, *IEEE 19th Non-volatile Memory Technology Symposium*, Durham, NC, USA, pp. 1-8, (2019).
- (22) C. Zacharaki, P. Tsipas, S. Chaitoglou, E. K. Evangelou, C. M. Istrate, L. Pintilie, and A. Dimoulas, *Applied Physics Letters*, **116**, 182904, (2020).
- (23) S. Deng, Z. Liu, X. Li, T. P. Ma and K. Ni, *IEEE Electron Device Letters*, **41**, 1348, (2020).
- (24) B. L. Henke, E. M. Gullikson, and J. C. Davis, *Atomic data and nuclear data tables*, **54**, 2, (1993).
- (25) T. Onaya, T. Nabatame, N. Sawamoto, A. Ohi, N. Ikeda, T. Nagata and A. Ogura, *APL Materials*, **7**, 061107, (2019).
- (26) H. T. Martirena and J. C. Burfoot, *Journal of Physics C: Solid State Physics*, **7**, 3182, (1974).
- (27) S. J. Kim, J. Mohan, J. Lee, J. S. Lee, A. T. Lucero, C. D. Young, L. Colombo, S. R. Summerfelt, T. San, and J. Kim, *Applied Physics Letters*, **112**, 172902, (2018).
- (28) X. Pan and T.-P. Ma, *Applied Physics Letters*, **99**, 013505, (2011).

- (29) C.-G Duan, R. F. Sabirianov, W.-N. Mei, S. S. Jaswal, and E. Y. Tsymbal, *Nano Letters*, **6**, 483, (2006).
- (30) A. K. Tangantsev and G. Gerra, *Journal of Applied Physics*, **100**, 051607, (2006).
- (31) F.-C. Sum, M. T. Kesim, Y. Espinal and S.P. Alpay, *Journal of Materials Science*, **51**, 499, (2016).
- (32) C. T. Black, C. Farrell, and T. J. Licata, *Applied Physics Letters*, **71**, 2031 (1997).
- (33) J. Mohan, H. H. Arriaga, Y. C. Jung, T. Onaya, C.-Y. Nam, E. H. R. Tsai, S. J. Kim, J. Kim, *Applied Physics Letters*, **118**, 102903, (2021).
- (34) M. J. Schrader, “Considerations for Electrical characterization of MOS capacitors that arise due to processing” *NC state thesis and Dissertations*, (2001).
- (35) S. W. Lim, *Japanese journal of applied physics*, **42**, 5002-5009, (2003).

CHAPTER 6

CONCLUSION AND FUTURE WORK

6.1 Conclusions

In CHAPTER 3, the factors responsible for the crystallization of pure ferroelectric -O phase in HZO thin films was reported. To systematically isolate the role of the crystallization annealing step from the role of the TiN electrode capping layer effect, a room temperature sputtering process for TiN deposition was used in this work (instead of high-temperature TiN deposition processes) and the effects of annealing the HZO films before and after the TiN top electrode deposition was studied. Additionally, the role of oxygen concentration in TiN films on the ferroelectric properties of 10 nm HZO films was studied. The HZO MFM capacitors were then studied to the scalability thickness limit to understand the thin film crystallization process and low voltage operation capability. However, the phase transformation in thin films is limited to the surface to volume energy ratios.

In CHAPTER 4, the reliability properties of the low temperature (400 °C) fabricated MFM capacitors were studied. The trade-off between different reliability issues is studied for the low voltage operation. The mechanisms of failure were elucidated, and it was seen that at 2 V operation at 65 °C, the stability of the devices does not reach the desired 10- year lifetime. Additionally, at 2 V operation, the endurance of the films is expected to be around 10^{11} cycles.

CHAPTER 5 focusses on the scaling of HZO thin films on silicon substrates and reducing the effective EOT of these MFIS capacitors to achieve low voltage operation. Additionally, the effects of interface SiO_x on the ferroelectric reliability and built-in field were studied.

6.2 Future Work

The ALD deposition of HZO films with different metal precursors and oxidants needs to be studied extensively to realize fully crystalline ferroelectric thin films at low temperatures. Additionally, since the -O phase formation is due to a homogeneous nucleation/growth mechanism on top of poly-crystalline TiN electrodes, studies with textured TiN films should be performed to realize ferroelectric HZO films with a preferential growth direction that increases the measured amount of polarization and reduces the operating voltages.

In conventional ferroelectric materials, the reliability issues were solved by using a conductive oxide electrode ($\text{RuO}_2/\text{IrO}_2$) to reduce the amount of defects/oxygen vacancies at the interfaces. A similar approach can be used in the case of HZO films, but the crystallization of HZO films requires the presence of the TiN stressor layer. Hence, after phase transformation of the HZO layer in the presence of TiN top electrode, the electrode can be chemically removed (etched) and a conductive oxide electrode replacement can be studied to improve reliability. Band gap and work-function engineering of electrodes is key in realizing this study.

The key to realize reliable ferroelectric polarization for scaled HZO films in silicon is the reduction of interfacial SiO_x layer. The effects of integrating HZO on top of ozonated water treated silicon surface (which leads to the formation of a thinner higher quality chemical oxide) must be studied to realize reliable ferroelectrics for scaled thicknesses on silicon.

BIOGRAPHICAL SKETCH

Jaidah Mohan was born in Doha, Qatar in 1995. He received his bachelor's degree in Materials Science and Engineering from Anna University, Chennai, India in 2016. He then joined the master's program in Materials Science and Engineering at UT Dallas in Fall 2016 and enrolled in the PhD program in Materials Science and Engineering in Spring 2017. He has been working since on ferroelectric $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ thin films under the supervision of Dr. Jiyoung Kim. He received his master's degree in Materials Science and Engineering from UT Dallas in Spring 2019.

CURRICULUM VITAE

JAIDAH MOHAN

jaidah.mohan@utdallas.edu Dallas, TX

EDUCATION

Ph.D. in Materials Science and Engineering October 2021
The University of Texas at Dallas , Dallas, TX

Master of Science in Materials Science and Engineering May 2019
The University of Texas at Dallas , Dallas, TX

Bachelor of Engineering in Materials Science and Engineering May 2016
Anna University, College of Engineering, Guindy, Chennai, India

WORK EXPERIENCE AND PROFESSIONAL TRAINING

Graduate Research Assistant January 2017 – Present
The University of Texas at Dallas,
Supervisor: Dr. Jiyoung Kim

Graduate Teaching Assistant January 2021 – May 2021
The University of Texas at Dallas,
Department of Materials Science and Engineering
Course: Modern Physical Metallurgy (MSEN 6383)
Supervisor: Dr. Jiyoung Kim

Metallurgical Intern Summer 2015
Indian Rare Earths Limited, Manavalakuruchi, India

Undergraduate Researcher January 2015 – April 2016
Anna University, Chennai
Advisor: Dr. Sudha. J

PUBLICATIONS:

1. **Jaidah Mohan**, Yongchan Jung, Heber-Hernandez Arriaga, Jinhyun Kim, Takashi Onaya, Akshay Sahota, Su Min Hwang, Dan Le, Chadwin D Young, Scott R. Summerfelt, Si Joon Kim and Jiyoung Kim, “*Ferroelectric reliability properties in low temperature $Hf_{0.5}Zr_{0.5}O_2$ thin films*” (to be submitted)
2. **Jaidah Mohan**, H. H.-Arriaga, Y. C. Jung, T. Onaya, C.-Y. Nam, E. HR. Tsai, S. J. Kim and J. Kim “*ferroelectric polarization retention with scaling of $Hf_{0.5}Zr_{0.5}O_2$ on silicon*” Appl. Phys. Lett. 118, 102903 (2021)

3. H. S. Kim, A. Sahota, **Jaidah Mohan**, A. T. Lucero, Y. C. Jung, M. Kim, J.-S. Lee, R. Choi, S. J. Kim and J. Kim “*Extremely Low Leakage Threshold Switch with Enhanced Characteristics via Ag Doping on Polycrystalline ZnO Fabricated by Facile Electrochemical Deposition for an X-Point selector*”, ACS applied electronic materials, (just accepted), (2021)
4. Y. C. Jung, **Jaidah Mohan**, S. M. Hwang, J.-H. Kim, D. N. Le, A. Sahota, N. Kim, H. H.-Arriaga, J.-F. Veyan, H. S. Kim, S. J. Kim, R. Choi and J. Kim A Novel “*Combinatorial Approach to the Ferroelectric Properties in $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ Deposited by Atomic Layer Deposition*” physica status solidi (RRL)–Rapid Research Letters, 2100053 (2021)
5. T. Onaya, T. Nabatame, Y. C. Jung, H. H.-Arriaga, **Jaidah Mohan**, H. S. Kim, N. Sawamoto, C.-Y. Nam, E. HR. Tsai, T. Nagata, J. Kim and A. Ogura, “*Correlation between ferroelectricity and ferroelectric orthorhombic phase of $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2$ thin films using synchrotron x-ray analysis*” APL Materials 9 (3), 031111 (2021)
6. H. J. Kim, Y. An, Y. C. Jung, **Jaidah Mohan**, J. G. Yoo, Y. I. Kim, H. H.-Arriaga, H. S. Kim, J. Kim and S. J. Kim “*Low-Thermal-Budget Fluorite-Structure Ferroelectrics for Future Electronic Device Applications*” physica status solidi (RRL)–Rapid Research Letters, 2100028 (2021)
7. T. Onaya, T. Nabatame, M. Inoue, Y. C. Jung, H. H.-Arriaga, **Jaidah Mohan**, H. S. Kim, N. Sawamoto, Takahiro Nagata, J. Kim, and A. Ogura, “*Improvement in ferroelectricity and breakdown voltage of over 20-nm-thick $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2/\text{ZrO}_2$ bilayer by atomic layer deposition*” Applied Physics Letters 117 (23), 232902 (2020)
8. T. Onaya, T. Nabatame, M. Inoue, Y. C. Jung, H. H.-Arriaga, **Jaidah Mohan**, H. S. Kim, N. Sawamoto, Takahiro Nagata, J. Kim, and A. Ogura “*Improvement of Ferroelectricity and Fatigue Property of Thicker $\text{Hf}_x\text{Zr}_{1-x}\text{O}_2/\text{ZrO}_2$ Bi-layer*” ECS Trans. 98 63 (2020)
9. J. Lee, A.V. Ravichandran, **Jaidah Mohan**, L. Cheng, A.T. Lucero, H. Zhu, Z. Che, M. Catalano, M.J. Kim, R.M. Wallace, A. Venugopal, W. Choi, L. Colombo, and J. Kim “*Atomic Layer Deposition of Layered Boron Nitride for Large-Area 2D Electronics*” ACS Applied Materials & Interfaces 12 (32), 36688-36694 (2020)
10. Y.C Jung, S.M. Hwang, D. Le, A.L.N. Kondusamy, **Jaidah Mohan**, S.W. Kim, J. H. Kim, A. T. Lucero, A.V. Ravichandran, H.S. Kim, S.J. Kim, R. Choi, J. Ahn, D. Alvarez, J. Spiegelman, J. Kim, “*Low Temperature Thermal Atomic Layer Deposition of Aluminum Nitride Using Hydrazine as the Nitrogen Source*”. Materials (2020), 13, 3387.
11. S.J. Kim, **Jaidah Mohan**, H.S. Kim, S. M. Hwang, N. Kim, Y. C. Jung, A. Sahota, K. Kim, H. Y Yu, P. R. Cha, C. D. Young, R. Choi, J. Ahn, J. Kim. “*A Comprehensive Study on the Effect of TiN Top and Bottom Electrodes on Atomic Layer Deposited Ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Thin Films*”. Materials, 13, 2968 (2020)
12. S. J Kim, **Jaidah Mohan**, H. S. Kim, J. Lee, S.M Hwang, D. Narayan, J.G. Lee, C. D. Young, L. Colombo, G. Goodman, A. S. Wan, P.R. Cha, S. R. Summerfelt, T. San, J. Kim “*Effect of hydrogen derived from oxygen source on low-temperature ferroelectric TiN/ $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ /TiN capacitors*” Applied Physics Letters 115 (18), 182901 (2019)
13. S. J Kim, **Jaidah Mohan**, S. R. Summerfelt, J. Kim “*Ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ Thin Films: A Review of Recent Advances*” JOM, 71 (1), 246-255 (2019)
14. S. J Kim, **Jaidah Mohan**, J. S. Lee, H. S. Kim, J. Lee, C. D. Young, L. Colombo, S. R. Summerfelt, T. San, J. Kim “*Stress-Induced Crystallization of Thin $\text{Hf}_{1-x}\text{Zr}_x\text{O}_2$ Films: The*

- Origin of enhanced energy density with minimized energy loss for lead free electrostatic energy storage applications*” ACS Applied materials & interfaces 11 (5), 5208-5214 (2019)
15. S. J Kim, **Jaidah Mohan**, H. S. Kim, J. Lee, C. D. Young, L. Colombo, S. R. Summerfelt, T. San, J. Kim “Low-voltage operation and high endurance of 5-nm ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ capacitors” Applied Physics Letters 113 (18), 182903 (2018)
 16. S. J Kim, **Jaidah Mohan**, J. Lee, J. S. Lee, A. T. Lucero, C. D. Young, S. R. Summerfelt, T. San, L. Colombo, J. Kim “Effect of film thickness on the ferroelectric and dielectric properties of low-temperature (400°C) $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ films” Applied Physics Letters 112 (17), 172902 (2018)
 17. S. J Kim, **Jaidah Mohan**, C. D. Young, S. R. Summerfelt, L. Colombo, J. Kim, T. San, “Ferroelectric $\text{TiN}/\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2/\text{TiN}$ capacitors with low voltage operation and high reliability for next-generation FRAM applications” IEEE International Memory Workshop (IMW), 1-4 (2018)
 18. S. J Kim, D. Narayan, J. G Lee, **Jaidah Mohan**, J. S Lee, J. Lee, H. S Kim, Y. C Byun, A. T. Lucero, C. D. Young, S. R. Summerfelt, T. San, L. Colombo, J. Kim “Large ferroelectric polarization of $\text{TiN}/\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2/\text{TiN}$ capacitors due to stress-induced crystallization at low thermal budget” Applied Physics Letters 111 (24), 242901 (2017)
 19. S. J Kim, D. Narayan, J. G. Lee, J. S. Lee, J. Lee, **Jaidah Mohan**, C. D. Young, J. Kim, S. R. Summerfelt, L. Colombo, T. San, “Low temperature (400°C) ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ capacitors for next-generation FRAM applications” IEEE International Memory Workshop (IMW), 1-4 (2017)

ORAL PRESENTATION:

1. Jaidah Mohan et. al “Ferroelectricity in low temperature $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ using H_2O_2 as oxidant” presented at annual review meeting, Semiconductor Research Corporation, SRC-LMD, (Poster presentation, Nov 10,2020)
2. Jaidah Mohan et. al “Effect of write pulse width on the data retention properties of 10nm $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ MIM capacitors ” (Poster Presentation, SISC 2020, San Diego, California)
3. Jaidah Mohan et. al “Ferroelectric dipole relaxation with scaling of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ on silicon” (Poster Presentation, SISC 2019, San Diego, California)
4. Jaidah Mohan et. al “Scaling ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ on MFM and MFIS structures” (Conference Presentation, ALD 2019, Bellevue, Washington)
5. Jaidah Mohan et. al “Ferroelectricity in Hafnium Zirconate using Tungsten capping Layer” (Conference Presentation, TMS 2019, San Antonio, Texas)
6. Jaidah Mohan et. al “Study on the Stress Induced Ferroelectric Polarization of $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films realized at low temperature” (Conference Presentation, TMS 2018, Phoenix, Arizona).
7. Jaidah Mohan et. al “A study on the Oxygen Source and Annealing Temperature Effects on Atomic Layer Deposited ferroelectric $\text{Hf}_{0.5}\text{Zr}_{0.5}\text{O}_2$ thin films” (Conference Presentation, ALD 2017, Denver, Colorado).
8. Jaidah Mohan et. al “Low Velocity Impact and Axial Loading Response of Hybrid Fiber Metal Laminates” (Conference Presentation, ICMDM’16, Chennai, India)

AWARDS AND DISTINCTIONS:

1. Dissertation research scholarship, College of Engineering Guindy, Chennai - Rs.25000 for undergraduate research based on written submitted project proposal. 10 applications were selected from a pool of 100. (Jan 2016)