Search
Now showing items 1-1 of 1
VeriIntel2C: Abstracting RTL to C to Maximize High-Level Synthesis Design Space Exploration
(Elsevier Science B.V., 2018-08-23)
The design of integrated circuits (ICs) is typically done using low level Hardware Description Languages (HDLs) like Verilog or VHDL (Register Transfer Level). These enable the full controllability of the generated hardware ...