• Login
    Search 
    •   Treasures Home
    • Academic Schools and Programs
    • Erik Jonsson School of Engineering and Computer Science
    • JECS Faculty Research
    • Schaefer, Benjamin Carrion
    • Search
    •   Treasures Home
    • Academic Schools and Programs
    • Erik Jonsson School of Engineering and Computer Science
    • JECS Faculty Research
    • Schaefer, Benjamin Carrion
    • Search
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Search

    Show Advanced FiltersHide Advanced Filters

    Filters

    Use filters to refine the search results.

    Now showing items 1-1 of 1

    • Sort Options:
    • Relevance
    • Title Asc
    • Title Desc
    • Issue Date Asc
    • Issue Date Desc
    • Results Per Page:
    • 5
    • 10
    • 20
    • 40
    • 60
    • 80
    • 100
    Thumbnail

    VeriIntel2C: Abstracting RTL to C to Maximize High-Level Synthesis Design Space Exploration 

    Mahapatra, Anushree; Schaefer, Benjamin Carrion (Elsevier Science B.V., 2018-08-23)
    The design of integrated circuits (ICs) is typically done using low level Hardware Description Languages (HDLs) like Verilog or VHDL (Register Transfer Level). These enable the full controllability of the generated hardware ...

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     

    Browse

    All of TreasuresCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    Login

    Discover

    AuthorMahapatra, Anushree (1)Schaefer, Benjamin Carrion (1)SubjectComputer hardware description languages (1)Integrated circuits—Very large scale integration (1)Petri nets (1)VHDL (Computer hardware description language) (1)... View MoreDate Issued
    2018 (1)
    Has File(s)Yes (1)

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV