• Login
    View Item 
    •   Treasures Home
    • Academic Schools and Programs
    • Erik Jonsson School of Engineering and Computer Science
    • JECS Faculty Research
    • Zhou, Dian
    • View Item
    •   Treasures Home
    • Academic Schools and Programs
    • Erik Jonsson School of Engineering and Computer Science
    • JECS Faculty Research
    • Zhou, Dian
    • View Item
    JavaScript is disabled for your browser. Some features of this site may not work without it.

    Bayesian Optimization Approach for Analog Circuit Synthesis Using Neural Network

    Thumbnail
    View/Open
    Link to Article (165.6Kb)
    Date
    2019-03-25
    Author
    Zhang, S.
    Lyu, W.
    Yang, F.
    Yan, C.
    Zhou, Dian
    Zeng, X.
    Metadata
    Show full item record
    Abstract
    Abstract
    Bayesian optimization with Gaussian process as surrogate model has been successfully applied to analog circuit synthesis. In the traditional Gaussian process regression model, the kernel functions are defined explicitly. The computational complexity of training is O(N³), and the computation complexity of prediction is O(N²), where N is the number of training data. Gaussian process model can also be derived from a weight space view, where the original data are mapped to feature space, and the kernel function is defined as the inner product of nonlinear features. In this paper, we propose a Bayesian optimization approach for analog circuit synthesis using neural network. We use deep neural network to extract good feature representations, and then define Gaussian process using the extracted features. Model averaging method is applied to improve the quality of uncertainty prediction. Compared to Gaussian process model with explicitly defined kernel functions, the neural-network-based Gaussian process model can automatically learn a kernel function from data, which makes it possible to provide more accurate predictions and thus accelerate the follow-up optimization procedure. Also, the neural-network-based model has O(N) training time and constant prediction time. The efficiency of the proposed method has been verified by two real-world analog circuits. © 2019 EDAA.
    Description
    Due to copyright restrictions and/or publisher's policy full text access from Treasures at UT Dallas is limited to current UTD affiliates (use the provided Link to Article).
    URI
    http://dx.doi.org/10.23919/DATE.2019.8714788
    https://hdl.handle.net/10735.1/7850
    Collections
    • Zhou, Dian

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV
     

     

    Browse

    All of TreasuresCommunities & CollectionsBy Issue DateAuthorsTitlesSubjectsThis CollectionBy Issue DateAuthorsTitlesSubjects

    My Account

    Login

    DSpace software copyright © 2002-2016  DuraSpace
    Contact Us | Send Feedback
    Theme by 
    Atmire NV