Automating FPGA-based Hardware Acceleration

dc.contributor.advisorShaefer, Benjamin Carrion
dc.creatorChoi, Songseok
dc.date.accessioned2019-04-25T19:23:23Z
dc.date.available2019-04-25T19:23:23Z
dc.date.created2018-12
dc.date.issued2018-12
dc.date.submittedDecember 2018
dc.date.updated2019-04-25T19:25:32Z
dc.description.abstractIn the field of field programmable gate array (FPGA), High-level synthesis (HLS) has shown to be a valid contender to traditional RT-Level based VLSI design based on low-level hardware Description Languages (HDLs) such as Verilog or VHDL. HLS facilitates hardware (HW) engineers do use FPGAs using high-level language, such as C / C ++ / System, by converting these automatically into efficient HDLs. Furthermore, HLS helps to reduce the development process time. In addition, HLS opens a door to software (SW) engineers and beginner HW engineers to the use of FPGA. However, HLS is still not a magic bullet and requires substantial HW knowledge to generate optimized circuits and more important to have a final working FPGA prototype. This thesis aims at facilitating the use of FPGA to non-experts through HLS. The developed flow is built around simple templates so that SW engineers and HW engineers alike can easily make use of HLS and providing a full flow from HLS to a state-of-the-art configurable FPGAs composed of embedded processors and FPGAs, e.g., Xilinx Zynq FPGAs. The proposed flow makes the use of democratizes using the FPGAs, and shortens the design time substantially. In order to verify that the proposed flow is effective, extensive experimental results were conducted. According to the measured results, these benchmarks could be accelerated by mapping the computationally intensive kernel on the FPGA. All of this analysis and results were made to ZedBoard Zynq - 7000 ARM / FPGA SoC Development Board using Xilinx 's tool.
dc.format.mimetypeapplication/pdf
dc.identifier.urihttps://hdl.handle.net/10735.1/6379
dc.language.isoen
dc.subjectField programmable gate arrays
dc.subjectComputer hardware description languages
dc.subjectComputer engineering
dc.subjectSoftware engineering
dc.titleAutomating FPGA-based Hardware Acceleration
dc.typeThesis
dc.type.materialtext
thesis.degree.departmentElectrical Engineering
thesis.degree.grantorThe University of Texas at Dallas
thesis.degree.levelMasters
thesis.degree.nameMSEE

Files

Original bundle

Now showing 1 - 2 of 2
Loading...
Thumbnail Image
Name:
ETD-5608-013-CHOI-9433.22.pdf
Size:
1.27 MB
Format:
Adobe Portable Document Format
Description:
No Thumbnail Available
Name:
ETD-5608-013-CHOI-9433.22_S.ods
Size:
326.19 KB
Format:
OpenDocument Spreadsheet
Description:
Supplement

License bundle

Now showing 1 - 2 of 2
No Thumbnail Available
Name:
LICENSE.txt
Size:
1.84 KB
Format:
Plain Text
Description:
No Thumbnail Available
Name:
PROQUEST_LICENSE.txt
Size:
5.84 KB
Format:
Plain Text
Description: