Standard Cell Library Composition Optimization for Advanced Process Nodes

Simple item page
dc.contributor.advisorSechen, Carl
dc.contributor.advisorThuraisingham, Bhavani
dc.contributor.committeeMemberBhatia, Dinesh
dc.contributor.committeeMemberMakris, Yiorgos
dc.contributor.committeeMemberSwartz, William
dc.creatorSalimath, Vibhav Kumarswami
dc.date.accessioned2024-03-07T20:59:21Z
dc.date.available2024-03-07T20:59:21Z
dc.date.created2023-12
dc.date.issuedDecember 2023
dc.date.submittedDecember 2023
dc.date.updated2024-03-07T20:59:22Z
dc.description.abstractThe quality of standard cell libraries, which serve as the building blocks for Application Specific Integrated Circuits (ASICs), is heavily influenced by their range of logic cell functions and drive strengths. However, the sheer vastness of contemporary libraries imposes high costs and considerable challenges in generation, maintenance, and characterization, especially during technology node transitions. In response to these issues, we present a methodology that seeks the minimum subset of logic functions and drive strengths in any given ASIC standard cell library that does not sacrifice power, performance or area (PPA) compared to the use of the full library. Our methodology, which is developed around state-of-the-art Electronic Design Automation (EDA) tools, has been applied to standard cell libraries for four FinFET-based technologies (i.e., 16nm, 12nm, 7nm, and 5nm) and evaluated on a range of benchmark circuits and industrial designs. Results show that the standard cell libraries can be reduced to around 16 different combinational logic functions, a single drive for each flip-flop type, and a fraction of the full set of drive strengths and yet not sacrifice any meaningful power, performance, and area. In turn, this implies that library generation, maintenance and characterization time could be reduced by more than an order of magnitude.
dc.format.mimetypeapplication/pdf
dc.identifier.uri
dc.identifier.urihttps://hdl.handle.net/10735.1/10009
dc.language.isoEnglish
dc.subjectEngineering, Electronics and Electrical
dc.titleStandard Cell Library Composition Optimization for Advanced Process Nodes
dc.typeThesis
dc.type.materialtext
thesis.degree.collegeSchool of Engineering and Computer Science
thesis.degree.departmentElectrical Engineering
thesis.degree.grantorThe University of Texas at Dallas
thesis.degree.namePHD

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
SALIMATH-PRIMARY-2023.pdf
Size:
61.96 MB
Format:
Adobe Portable Document Format
Download

License bundle

Now showing 1 - 2 of 2
No Thumbnail Available
Name:
proquest_license.txt
Size:
6.4 KB
Format:
Plain Text
Description:
Download
No Thumbnail Available
Name:
license.txt
Size:
2.01 KB
Format:
Plain Text
Description:
Download

Collections

UTD Theses and Dissertations