Novel Logic Synthesis Techniques for Asymmetric Logic Functions Based on Spintronic and Memristive Devices

Simple item page
dc.contributor.ORCID0000-0003-1683-8249 (Vyas, V)
dc.contributor.advisorFriedman, Joseph S.
dc.creatorVyas, Vaibhav
dc.date.accessioned2019-06-19T21:17:16Z
dc.date.available2019-06-19T21:17:16Z
dc.date.created2018-05
dc.date.issued2018-05
dc.date.submittedMay 2018
dc.date.updated2019-06-19T21:17:16Z
dc.description.abstractThe development of beyond-CMOS technologies with alternative basis logic functions necessitates the introduction of novel design automation techniques. In particular, recently proposed computing systems based on memristors and bilayer avalanche spin-diodes both provide asymmetric logic functions as basis logic gates - the implication and inverted-input AND, respectively. There has been a considerable amount of work done in the field of logic synthesis using alternative logic sets, especially stateful memristive implication logic. However, most of the previous works rely on the mapping of these alternative logic functions on to standard ones like NAND, NOR, AND, and OR gates respectively. This work points out the possible overheads of such an approach, and the advantages of using asymmetric logic functions to directly implement circuits, which calls for suitable synthesis and optimization techniques, tailored specifically to asymmetric logic functions. Such techniques are rooted in the enablement of Boolean reduction methods without any translation to standard logic operators. This is made possible by the proposed set of Boolean identities and principles, and a modified Karnaugh mapping method that can be directly applied to systems with asymmetric logic functions as the basic logic sets. A comparative study is presented, which highlights the statistical improvements over previously proposed approaches in terms of the total number of devices used to implement a standard function. Finally, a basic algorithm for the automated optimization of asymmetric functions is proposed, providing the groundwork for advanced design automation techniques for emerging device technologies.
dc.format.mimetypeapplication/pdf
dc.identifier.urihttps://hdl.handle.net/10735.1/6602
dc.language.isoen
dc.rights©2018 Vaibhav Vyas. All Rights Reserved.
dc.subjectLogic design
dc.subjectSpintronics
dc.subjectMemristors
dc.titleNovel Logic Synthesis Techniques for Asymmetric Logic Functions Based on Spintronic and Memristive Devices
dc.typeThesis
dc.type.materialtext
thesis.degree.departmentElectrical Engineering
thesis.degree.grantorThe University of Texas at Dallas
thesis.degree.levelMasters
thesis.degree.nameMSEE

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
ETD-5608-013-VYAS-279688.21.pdf
Size:
1.59 MB
Format:
Adobe Portable Document Format
Description:
Thesis
Download

License bundle

Now showing 1 - 2 of 2
No Thumbnail Available
Name:
LICENSE.txt
Size:
1.84 KB
Format:
Plain Text
Description:
Download
No Thumbnail Available
Name:
PROQUEST_LICENSE.txt
Size:
5.84 KB
Format:
Plain Text
Description:
Download

Collections

UTD Theses and Dissertations