Design and Optimization of Behavioral Application Specific Processors

Simple item page
dc.contributor.advisorCarrion Schaefer, Benjamin
dc.contributor.advisorFaragó, András
dc.contributor.committeeMemberNourani, Mehrdad
dc.contributor.committeeMemberSwartz, William
dc.contributor.committeeMemberBasu, Kanad
dc.creatorSi, Qilin 1992-
dc.creator.orcid0009-0005-2885-7553
dc.date.accessioned2024-03-06T16:45:53Z
dc.date.available2024-03-06T16:45:53Z
dc.date.created2023-12
dc.date.issuedDecember 2023
dc.date.submittedDecember 2023
dc.date.updated2024-03-06T16:45:54Z
dc.description.abstractMost modern Integrated Circuits (ICs) are heterogeneous System-on-Chip (SoC) that include multiple embedded processors, on-chip memories, different types of serial interfaces and a growing number of dedicated hardware accelerators. The embedded processors are customized to the application domain for optimal performance and energy efficiency. This further increases the complexity of designing, optimizing and verifying the entire system. To address this, in this thesis I have proposed different automatic design flows for the efficient design and optimization of application specific processors (ASIPs) using High-Level Synthesis (HLS). HLS is a promising approach that raises the level of abstraction of VLSI design from the RT level to the behavioral level. These flows range from building near on-chip memory processing systems to optimized embedded processors with tightly integrated hardware (HW) accelerators. In all cases, the proposed systems lead to significant area, performance and/or power improvements by leveraging some of the main advantages of HLS like being able to efficiently share HW resources.
dc.format.mimetypeapplication/pdf
dc.identifier.uri
dc.identifier.urihttps://hdl.handle.net/10735.1/9994
dc.language.isoEnglish
dc.subjectEngineering, Electronics and Electrical
dc.titleDesign and Optimization of Behavioral Application Specific Processors
dc.typeThesis
dc.type.materialtext
thesis.degree.collegeSchool of Engineering and Computer Science
thesis.degree.departmentElectrical Engineering
thesis.degree.grantorThe University of Texas at Dallas
thesis.degree.namePHD

Files

Original bundle

Now showing 1 - 1 of 1
Thumbnail Image
Name:
SI-PRIMARY-2023.pdf
Size:
2.61 MB
Format:
Adobe Portable Document Format
Download

License bundle

Now showing 1 - 2 of 2
No Thumbnail Available
Name:
proquest_license.txt
Size:
6.36 KB
Format:
Plain Text
Description:
Download
No Thumbnail Available
Name:
license.txt
Size:
1.98 KB
Format:
Plain Text
Description:
Download

Collections

UTD Theses and Dissertations